[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250917-flexspi-dts-v2-2-7e2a95e3cf4d@nxp.com>
Date: Wed, 17 Sep 2025 16:42:28 +0800
From: Haibo Chen <haibo.chen@....com>
To: Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Shawn Guo <shawnguo@...nel.org>,
Sascha Hauer <s.hauer@...gutronix.de>,
Pengutronix Kernel Team <kernel@...gutronix.de>,
Fabio Estevam <festevam@...il.com>, Michael Walle <michael@...le.cc>,
Peng Fan <peng.fan@....com>, Frank Li <frank.li@....com>,
Marco Felsch <m.felsch@...gutronix.de>, Han Xu <han.xu@....com>
Cc: devicetree@...r.kernel.org, imx@...ts.linux.dev,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
Haibo Chen <haibo.chen@....com>
Subject: [PATCH v2 2/4] arm64: dts: imx8mn-evk: limit the max frequency of
spi nor chip
The spi nor on imx8mn evk board works under SDR mode, and
driver use FlexSPIn_MCR0[RXCLKSRC] = 0x0 for SDR mode.
According to the datasheet, there is IO limitation on this chip,
the max frequency of such case is 66MHz, so add the limitation
here to align with datasheet.
Refer to 3.9.9 FlexSPI timing parameters on page 65.
https://www.nxp.com/docs/en/data-sheet/IMX8MNCEC.pdf
Fixes: 579df4288896 ("arm64: dts: imx8mn-evk: add QSPI flash")
Signed-off-by: Haibo Chen <haibo.chen@....com>
---
arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi b/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi
index 145355ff91b454795478b504eb403b0590848d46..fa43238e7b917a5b5f0bd9af96bd900f6dbacb8d 100644
--- a/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi
@@ -199,7 +199,7 @@ flash0: flash@0 {
reg = <0>;
#address-cells = <1>;
#size-cells = <1>;
- spi-max-frequency = <166000000>;
+ spi-max-frequency = <66000000>;
spi-tx-bus-width = <4>;
spi-rx-bus-width = <4>;
};
--
2.34.1
Powered by blists - more mailing lists