[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <06c501dc284f$d5da8e70$818fab50$@samsung.com>
Date: Thu, 18 Sep 2025 09:23:41 +0530
From: "Alim Akhtar" <alim.akhtar@...sung.com>
To: "'Sangwook Shin'" <sw617.shin@...sung.com>, <krzk@...nel.org>,
<wim@...ux-watchdog.org>, <linux@...ck-us.net>,
<semen.protsenko@...aro.org>, <dongil01.park@...sung.com>,
<khwan.seo@...sung.com>
Cc: <linux-arm-kernel@...ts.infradead.org>,
<linux-samsung-soc@...r.kernel.org>, <linux-watchdog@...r.kernel.org>,
<linux-kernel@...r.kernel.org>
Subject: RE: [PATCH v6 3/5] watchdog: s3c2410_wdt: Increase max timeout
value of watchdog
Hi Sangwook
> -----Original Message-----
> From: Sangwook Shin <sw617.shin@...sung.com>
> Sent: Monday, August 18, 2025 7:48 AM
> To: krzk@...nel.org; alim.akhtar@...sung.com; wim@...ux-watchdog.org;
> linux@...ck-us.net; semen.protsenko@...aro.org;
> dongil01.park@...sung.com; khwan.seo@...sung.com
> Cc: linux-arm-kernel@...ts.infradead.org; linux-samsung-soc@...r.kernel.org;
> linux-watchdog@...r.kernel.org; linux-kernel@...r.kernel.org; Sangwook Shin
> <sw617.shin@...sung.com>
> Subject: [PATCH v6 3/5] watchdog: s3c2410_wdt: Increase max timeout value of
> watchdog
>
> Increase max_timeout value from 55s to 3665038s (1018h 3min 58s) with
> 38400000 frequency system if the system has 32-bit WTCNT register.
>
> cat /sys/class/watchdog/watchdog0/max_timeout
> 3665038
>
> [ 0.330082] s3c2410-wdt 10060000.watchdog_cl0: Heartbeat:
> count=1099511400000, timeout=3665038, freq=300000
> [ 0.330087] s3c2410-wdt 10060000.watchdog_cl0: Heartbeat:
> timeout=3665038, divisor=256, count=1099511400000 (fffffc87)
> [ 0.330127] s3c2410-wdt 10060000.watchdog_cl0: starting watchdog timer
> [ 0.330134] s3c2410-wdt 10060000.watchdog_cl0: Starting watchdog:
> count=0xfffffc87, wtcon=0001ff39
> [ 0.330319] s3c2410-wdt 10060000.watchdog_cl0: watchdog active, reset
> enabled, irq disabled
>
> If the system has a 32-bit WTCNT, add QUIRK_HAS_32BIT_CNT to its quirk flags,
> and it will operate with a 32-bit counter. If not, it will operate with a 16-bit
> counter like in the previous version.
>
> Reviewed-by: Sam Protsenko <semen.protsenko@...aro.org>
> Signed-off-by: Sangwook Shin <sw617.shin@...sung.com>
> ---
Reviewed-by: Alim Akhtar <alim.akhtar@...sung.com>
Powered by blists - more mailing lists