[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <202509201554.gyfdX3FT-lkp@intel.com>
Date: Sat, 20 Sep 2025 15:55:09 +0800
From: kernel test robot <lkp@...el.com>
To: David Yang <mmyangfl@...il.com>, netdev@...r.kernel.org
Cc: oe-kbuild-all@...ts.linux.dev, David Yang <mmyangfl@...il.com>,
Andrew Lunn <andrew@...n.ch>, Vladimir Oltean <olteanv@...il.com>,
Eric Dumazet <edumazet@...gle.com>,
Jakub Kicinski <kuba@...nel.org>, Paolo Abeni <pabeni@...hat.com>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Heiner Kallweit <hkallweit1@...il.com>,
Russell King <linux@...linux.org.uk>,
Simon Horman <horms@...nel.org>, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH net-next v10 2/5] net: phy: introduce
PHY_INTERFACE_MODE_REVSGMII
Hi David,
kernel test robot noticed the following build warnings:
[auto build test WARNING on net-next/main]
url: https://github.com/intel-lab-lkp/linux/commits/David-Yang/dt-bindings-ethernet-phy-add-reverse-SGMII-phy-interface-type/20250919-174746
base: net-next/main
patch link: https://lore.kernel.org/r/20250919094234.1491638-3-mmyangfl%40gmail.com
patch subject: [PATCH net-next v10 2/5] net: phy: introduce PHY_INTERFACE_MODE_REVSGMII
config: arc-randconfig-002-20250920 (https://download.01.org/0day-ci/archive/20250920/202509201554.gyfdX3FT-lkp@intel.com/config)
compiler: arc-linux-gcc (GCC) 9.5.0
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20250920/202509201554.gyfdX3FT-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@...el.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202509201554.gyfdX3FT-lkp@intel.com/
All warnings (new ones prefixed by >>):
drivers/net/phy/phy-core.c: In function 'phy_interface_num_ports':
>> drivers/net/phy/phy-core.c:113:2: warning: enumeration value 'PHY_INTERFACE_MODE_REVSGMII' not handled in switch [-Wswitch]
113 | switch (interface) {
| ^~~~~~
--
drivers/net/phy/phylink.c: In function 'phylink_interface_max_speed':
>> drivers/net/phy/phylink.c:235:2: warning: enumeration value 'PHY_INTERFACE_MODE_REVSGMII' not handled in switch [-Wswitch]
235 | switch (interface) {
| ^~~~~~
during RTL pass: mach
drivers/net/phy/phylink.c: In function 'phylink_pcs_neg_mode':
drivers/net/phy/phylink.c:1228:1: internal compiler error: in arc_ifcvt, at config/arc/arc.c:9352
1228 | }
| ^
Please submit a full bug report,
with preprocessed source if appropriate.
See <https://gcc.gnu.org/bugs/> for instructions.
--
drivers/net/phy/phy_caps.c: In function 'phy_caps_from_interface':
>> drivers/net/phy/phy_caps.c:286:2: warning: enumeration value 'PHY_INTERFACE_MODE_REVSGMII' not handled in switch [-Wswitch]
286 | switch (interface) {
| ^~~~~~
vim +/PHY_INTERFACE_MODE_REVSGMII +113 drivers/net/phy/phy-core.c
0c3e10cb442328 Sean Anderson 2022-09-20 103
c04ade27cb7b95 Maxime Chevallier 2022-08-17 104 /**
c04ade27cb7b95 Maxime Chevallier 2022-08-17 105 * phy_interface_num_ports - Return the number of links that can be carried by
c04ade27cb7b95 Maxime Chevallier 2022-08-17 106 * a given MAC-PHY physical link. Returns 0 if this is
c04ade27cb7b95 Maxime Chevallier 2022-08-17 107 * unknown, the number of links else.
c04ade27cb7b95 Maxime Chevallier 2022-08-17 108 *
c04ade27cb7b95 Maxime Chevallier 2022-08-17 109 * @interface: The interface mode we want to get the number of ports
c04ade27cb7b95 Maxime Chevallier 2022-08-17 110 */
c04ade27cb7b95 Maxime Chevallier 2022-08-17 111 int phy_interface_num_ports(phy_interface_t interface)
c04ade27cb7b95 Maxime Chevallier 2022-08-17 112 {
c04ade27cb7b95 Maxime Chevallier 2022-08-17 @113 switch (interface) {
c04ade27cb7b95 Maxime Chevallier 2022-08-17 114 case PHY_INTERFACE_MODE_NA:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 115 return 0;
c04ade27cb7b95 Maxime Chevallier 2022-08-17 116 case PHY_INTERFACE_MODE_INTERNAL:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 117 case PHY_INTERFACE_MODE_MII:
67c0170566b55b Kamil HorĂ¡k - 2N 2025-07-08 118 case PHY_INTERFACE_MODE_MIILITE:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 119 case PHY_INTERFACE_MODE_GMII:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 120 case PHY_INTERFACE_MODE_TBI:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 121 case PHY_INTERFACE_MODE_REVMII:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 122 case PHY_INTERFACE_MODE_RMII:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 123 case PHY_INTERFACE_MODE_REVRMII:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 124 case PHY_INTERFACE_MODE_RGMII:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 125 case PHY_INTERFACE_MODE_RGMII_ID:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 126 case PHY_INTERFACE_MODE_RGMII_RXID:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 127 case PHY_INTERFACE_MODE_RGMII_TXID:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 128 case PHY_INTERFACE_MODE_RTBI:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 129 case PHY_INTERFACE_MODE_XGMII:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 130 case PHY_INTERFACE_MODE_XLGMII:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 131 case PHY_INTERFACE_MODE_MOCA:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 132 case PHY_INTERFACE_MODE_TRGMII:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 133 case PHY_INTERFACE_MODE_USXGMII:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 134 case PHY_INTERFACE_MODE_SGMII:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 135 case PHY_INTERFACE_MODE_SMII:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 136 case PHY_INTERFACE_MODE_1000BASEX:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 137 case PHY_INTERFACE_MODE_2500BASEX:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 138 case PHY_INTERFACE_MODE_5GBASER:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 139 case PHY_INTERFACE_MODE_10GBASER:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 140 case PHY_INTERFACE_MODE_25GBASER:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 141 case PHY_INTERFACE_MODE_10GKR:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 142 case PHY_INTERFACE_MODE_100BASEX:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 143 case PHY_INTERFACE_MODE_RXAUI:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 144 case PHY_INTERFACE_MODE_XAUI:
05ad5d4581c3c1 Sean Anderson 2022-09-02 145 case PHY_INTERFACE_MODE_1000BASEKX:
bbb7d478d91ac4 Alexander Duyck 2025-06-18 146 case PHY_INTERFACE_MODE_50GBASER:
bbb7d478d91ac4 Alexander Duyck 2025-06-18 147 case PHY_INTERFACE_MODE_LAUI:
bbb7d478d91ac4 Alexander Duyck 2025-06-18 148 case PHY_INTERFACE_MODE_100GBASEP:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 149 return 1;
c04ade27cb7b95 Maxime Chevallier 2022-08-17 150 case PHY_INTERFACE_MODE_QSGMII:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 151 case PHY_INTERFACE_MODE_QUSGMII:
777b8afb817915 Vladimir Oltean 2024-06-15 152 case PHY_INTERFACE_MODE_10G_QXGMII:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 153 return 4;
83b5f0253b1ef3 Gabor Juhos 2023-08-11 154 case PHY_INTERFACE_MODE_PSGMII:
83b5f0253b1ef3 Gabor Juhos 2023-08-11 155 return 5;
c04ade27cb7b95 Maxime Chevallier 2022-08-17 156 case PHY_INTERFACE_MODE_MAX:
c04ade27cb7b95 Maxime Chevallier 2022-08-17 157 WARN_ONCE(1, "PHY_INTERFACE_MODE_MAX isn't a valid interface mode");
c04ade27cb7b95 Maxime Chevallier 2022-08-17 158 return 0;
c04ade27cb7b95 Maxime Chevallier 2022-08-17 159 }
c04ade27cb7b95 Maxime Chevallier 2022-08-17 160 return 0;
c04ade27cb7b95 Maxime Chevallier 2022-08-17 161 }
c04ade27cb7b95 Maxime Chevallier 2022-08-17 162 EXPORT_SYMBOL_GPL(phy_interface_num_ports);
c04ade27cb7b95 Maxime Chevallier 2022-08-17 163
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
Powered by blists - more mailing lists