lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <175835675734.709179.3475361898232363471.tip-bot2@tip-bot2>
Date: Sat, 20 Sep 2025 08:25:57 -0000
From: "tip-bot2 for Yao Zi" <tip-bot2@...utronix.de>
To: linux-tip-commits@...r.kernel.org
Cc: Yao Zi <ziyao@...root.org>, Thomas Gleixner <tglx@...utronix.de>,
 Wentao Guan <guanwentao@...ontech.com>, x86@...nel.org,
 linux-kernel@...r.kernel.org
Subject: [tip: core/core] LoongArch: Fix bitflag conflict for TIF_FIXADE

The following commit has been merged into the core/core branch of tip:

Commit-ID:     3ec09344b01a15901ba824e877a0562ed8103e27
Gitweb:        https://git.kernel.org/tip/3ec09344b01a15901ba824e877a0562ed8103e27
Author:        Yao Zi <ziyao@...root.org>
AuthorDate:    Fri, 19 Sep 2025 12:58:29 
Committer:     Thomas Gleixner <tglx@...utronix.de>
CommitterDate: Sat, 20 Sep 2025 09:55:56 +02:00

LoongArch: Fix bitflag conflict for TIF_FIXADE

After LoongArch was converted to use the generic TIF bits in commit
f9629891d407 ("loongarch: Use generic TIF bits"), its TIF_FIXADE flag
takes the same bit with TIF_RESTORE_SIGMASK in thread_info.flags.

Such conflict causes TIF_FIXADE being considered cleared when
TIF_RESTORE_SIGMASK is cleared during deliver of a signal. And since
TIF_FIXADE determines whether unaligned access emulation works for a
task, userspace making use of unaligned access will receive unexpected
SIGBUS (and likely terminate) after receiving its first signal.

This conflict looks like a simple typo, switch it to the free bit 19.

Fixes: f9629891d407 ("loongarch: Use generic TIF bits")
Signed-off-by: Yao Zi <ziyao@...root.org>
Signed-off-by: Thomas Gleixner <tglx@...utronix.de>
Reviewed-by: Wentao Guan <guanwentao@...ontech.com>
---
 arch/loongarch/include/asm/thread_info.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/loongarch/include/asm/thread_info.h b/arch/loongarch/include/asm/thread_info.h
index def7cb1..4d7117f 100644
--- a/arch/loongarch/include/asm/thread_info.h
+++ b/arch/loongarch/include/asm/thread_info.h
@@ -77,7 +77,7 @@ register unsigned long current_stack_pointer __asm__("$sp");
 #define TIF_NOHZ		16	/* in adaptive nohz mode */
 #define TIF_USEDFPU		17	/* FPU was used by this task this quantum (SMP) */
 #define TIF_USEDSIMD		18	/* SIMD has been used this quantum */
-#define TIF_FIXADE		10	/* Fix address errors in software */
+#define TIF_FIXADE		19	/* Fix address errors in software */
 #define TIF_LOGADE		20	/* Log address errors to syslog */
 #define TIF_32BIT_REGS		21	/* 32-bit general purpose registers */
 #define TIF_32BIT_ADDR		22	/* 32-bit address space */

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ