linux-kernel - Re: [PATCH] arm64: dts: cix: add DT nodes for SPI

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <aNI0t9tYGG_CN1do@nchen-desktop>
Date: Tue, 23 Sep 2025 13:48:39 +0800
From: Peter Chen <peter.chen@...tech.com>
To: Jun Guo <jun.guo@...tech.com>
Cc: <fugang.duan@...tech.com>, <robh@...nel.org>, <krzk+dt@...nel.org>,
	<conor+dt@...nel.org>, <cix-kernel-upstream@...tech.com>,
	<linux-arm-kernel@...ts.infradead.org>,
	<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] arm64: dts: cix: add DT nodes for SPI

On 25-09-19 09:31:18, Jun Guo wrote:
> Add the device tree node for the spi controller of the CIX SKY1 SoC.
> 
> Signed-off-by: Jun Guo <jun.guo@...tech.com>

Applied, thanks.

Peter
> ---
>  arch/arm64/boot/dts/cix/sky1.dtsi | 20 ++++++++++++++++++++
>  1 file changed, 20 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/cix/sky1.dtsi b/arch/arm64/boot/dts/cix/sky1.dtsi
> index 2fb2c99c0796..ea324336bf34 100644
> --- a/arch/arm64/boot/dts/cix/sky1.dtsi
> +++ b/arch/arm64/boot/dts/cix/sky1.dtsi
> @@ -264,6 +264,26 @@ i2c7: i2c@...0000 {
>  			status = "disabled";
>  		};
>  
> +		spi0: spi@...0000 {
> +			compatible = "cdns,spi-r1p6";
> +			reg = <0x0 0x04090000 0x0 0x10000>;
> +			clocks = <&scmi_clk CLK_TREE_FCH_SPI0_APB>,
> +				 <&scmi_clk CLK_TREE_FCH_SPI0_APB>;
> +			clock-names = "ref_clk", "pclk";
> +			interrupts = <GIC_SPI 294 IRQ_TYPE_LEVEL_HIGH 0>;
> +			status = "disabled";
> +		};
> +
> +		spi1: spi@...0000 {
> +			compatible = "cdns,spi-r1p6";
> +			reg = <0x0 0x040a0000 0x0 0x10000>;
> +			clocks = <&scmi_clk CLK_TREE_FCH_SPI1_APB>,
> +				 <&scmi_clk CLK_TREE_FCH_SPI1_APB>;
> +			clock-names = "ref_clk", "pclk";
> +			interrupts = <GIC_SPI 295 IRQ_TYPE_LEVEL_HIGH 0>;
> +			status = "disabled";
> +		};
> +
>  		uart0: serial@...0000 {
>  			compatible = "arm,pl011", "arm,primecell";
>  			reg = <0x0 0x040b0000 0x0 0x1000>;
> -- 
> 2.34.1
> 

-- 

Best regards,
Peter