| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20250925-dts-qcom-glymur-crd-add-edp-v1-0-20233de3c1e2@linaro.org>
Date: Thu, 25 Sep 2025 18:02:47 +0300
From: Abel Vesa <abel.vesa@...aro.org>
To: Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio <konradybcio@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>
Cc: Pankaj Patil <pankaj.patil@....qualcomm.com>,
linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, Abel Vesa <abel.vesa@...aro.org>
Subject: [PATCH 0/2] arm64: dts: qcom: glymur: Enable SoC-wise display and
eDP panel on CRD
Start by describing the MDSS (Mobile Display SubSystem), the MDP
(Mobile Display Processor) and the 4 DisplayPort controllers it brings,
then describe the PHY used for eDP and tie up the PHY provided clocks
to the Display clock controller.
Do all this in order to enable the eDP panel the CRD comes with.
This patchset depends on:
https://lore.kernel.org/all/20250925-v3_glymur_introduction-v1-0-24b601bbecc0@oss.qualcomm.com/
Signed-off-by: Abel Vesa <abel.vesa@...aro.org>
---
Abel Vesa (2):
arm64: dts: qcom: glymur: Describe display related nodes
arm64: dts: qcom: glymur-crd: Enable eDP display support
arch/arm64/boot/dts/qcom/glymur-crd.dts | 76 +++++
arch/arm64/boot/dts/qcom/glymur.dtsi | 492 +++++++++++++++++++++++++++++++-
2 files changed, 560 insertions(+), 8 deletions(-)
---
base-commit: 9380481900aa7bd033b3fe3616531058b0b410be
change-id: 20250925-dts-qcom-glymur-crd-add-edp-a53891f61ade
Best regards,
--
Abel Vesa <abel.vesa@...aro.org>
Powered by blists - more mailing lists