[<prev] [next>] [day] [month] [year] [list]
Message-ID: <175883600826.709179.796615245730237115.tip-bot2@tip-bot2>
Date: Thu, 25 Sep 2025 21:33:28 -0000
From: "tip-bot2 for Daniel Lezcano" <tip-bot2@...utronix.de>
To: linux-tip-commits@...r.kernel.org
Cc: Daniel Lezcano <daniel.lezcano@...aro.org>, x86@...nel.org,
linux-kernel@...r.kernel.org
Subject:
[tip: timers/clocksource] clocksource/drivers/vf-pit: Encapsulate the macros
The following commit has been merged into the timers/clocksource branch of tip:
Commit-ID: 1ba63930e72356315e1a664952f52ee340edbbd3
Gitweb: https://git.kernel.org/tip/1ba63930e72356315e1a664952f52ee340edbbd3
Author: Daniel Lezcano <daniel.lezcano@...aro.org>
AuthorDate: Mon, 04 Aug 2025 17:23:28 +02:00
Committer: Daniel Lezcano <daniel.lezcano@...aro.org>
CommitterDate: Tue, 23 Sep 2025 12:29:22 +02:00
clocksource/drivers/vf-pit: Encapsulate the macros
Pass the base address to the macro, so we can use the macro with
multiple instances of the timer because we deal with different base
address. At the same time, change writes to the register to the
existing corresponding functions.
Signed-off-by: Daniel Lezcano <daniel.lezcano@...aro.org>
Link: https://lore.kernel.org/r/20250804152344.1109310-11-daniel.lezcano@linaro.org
---
drivers/clocksource/timer-vf-pit.c | 34 +++++++++++++++--------------
1 file changed, 18 insertions(+), 16 deletions(-)
diff --git a/drivers/clocksource/timer-vf-pit.c b/drivers/clocksource/timer-vf-pit.c
index 6a40438..c81c68b 100644
--- a/drivers/clocksource/timer-vf-pit.c
+++ b/drivers/clocksource/timer-vf-pit.c
@@ -16,18 +16,20 @@
#define PITMCR 0x00
#define PIT0_OFFSET 0x100
#define PIT_CH(n) (PIT0_OFFSET + 0x10 * (n))
-#define PITLDVAL 0x00
+
#define PITCVAL 0x04
-#define PITTCTRL 0x08
-#define PITTFLG 0x0c
#define PITMCR_MDIS BIT(1)
-#define PITTCTRL_TEN BIT(0)
-#define PITTCTRL_TIE BIT(1)
-#define PITCTRL_CHN BIT(2)
+#define PITLDVAL(__base) (__base)
+#define PITTCTRL(__base) ((__base) + 0x08)
+
+#define PITTCTRL_TEN BIT(0)
+#define PITTCTRL_TIE BIT(1)
+
+#define PITTFLG(__base) ((__base) + 0x0c)
-#define PITTFLG_TIF 0x1
+#define PITTFLG_TIF BIT(0)
struct pit_timer {
void __iomem *clksrc_base;
@@ -51,17 +53,17 @@ static inline struct pit_timer *cs_to_pit(struct clocksource *cs)
static inline void pit_timer_enable(struct pit_timer *pit)
{
- writel(PITTCTRL_TEN | PITTCTRL_TIE, pit->clkevt_base + PITTCTRL);
+ writel(PITTCTRL_TEN | PITTCTRL_TIE, PITTCTRL(pit->clkevt_base));
}
static inline void pit_timer_disable(struct pit_timer *pit)
{
- writel(0, pit->clkevt_base + PITTCTRL);
+ writel(0, PITTCTRL(pit->clkevt_base));
}
static inline void pit_irq_acknowledge(struct pit_timer *pit)
{
- writel(PITTFLG_TIF, pit->clkevt_base + PITTFLG);
+ writel(PITTFLG_TIF, PITTFLG(pit->clkevt_base));
}
static u64 notrace pit_read_sched_clock(void)
@@ -92,9 +94,9 @@ static int __init pit_clocksource_init(struct pit_timer *pit, void __iomem *base
pit->cs.flags = CLOCK_SOURCE_IS_CONTINUOUS;
/* set the max load value and start the clock source counter */
- writel(0, pit->clksrc_base + PITTCTRL);
- writel(~0, pit->clksrc_base + PITLDVAL);
- writel(PITTCTRL_TEN, pit->clksrc_base + PITTCTRL);
+ pit_timer_disable(pit);
+ writel(~0, PITLDVAL(pit->clksrc_base));
+ writel(PITTCTRL_TEN, PITTCTRL(pit->clksrc_base));
clksrc_base = pit->clksrc_base;
@@ -115,7 +117,7 @@ static int pit_set_next_event(unsigned long delta, struct clock_event_device *ce
* hardware requirement.
*/
pit_timer_disable(pit);
- writel(delta - 1, pit->clkevt_base + PITLDVAL);
+ writel(delta - 1, PITLDVAL(pit->clkevt_base));
pit_timer_enable(pit);
return 0;
@@ -171,9 +173,9 @@ static int __init pit_clockevent_init(struct pit_timer *pit, void __iomem *base,
pit->clkevt_base = base + PIT_CH(3);
pit->cycle_per_jiffy = rate / (HZ);
- writel(0, pit->clkevt_base + PITTCTRL);
+ pit_timer_disable(pit);
- writel(PITTFLG_TIF, pit->clkevt_base + PITTFLG);
+ pit_irq_acknowledge(pit);
BUG_ON(request_irq(irq, pit_timer_interrupt, IRQF_TIMER | IRQF_IRQPOLL,
"VF pit timer", &pit->ced));
Powered by blists - more mailing lists