linux-kernel - Re: [PATCH v2 00/11] riscv: Add initial support for Anlogic DR1V90

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <CAJKOXPfPxPf8BcXggBYUiA26zi-5bwP4Q9ksRzLEVGtu=3wwVw@mail.gmail.com>
Date: Thu, 25 Sep 2025 12:49:13 +0900
From: Krzysztof Kozlowski <krzk@...nel.org>
To: "fushan.zeng" <fushan.zeng@...ogic.com>
Cc: junhui.liu@...moral.tech, alex@...ti.fr, anup@...infault.org, 
	aou@...s.berkeley.edu, conor+dt@...nel.org, conor@...nel.org, 
	daniel.lezcano@...aro.org, devicetree@...r.kernel.org, 
	gregkh@...uxfoundation.org, jirislaby@...nel.org, krzk+dt@...nel.org, 
	krzysztof.kozlowski@...aro.org, linux-kernel@...r.kernel.org, 
	linux-riscv@...ts.infradead.org, linux-serial@...r.kernel.org, 
	palmer@...belt.com, palmer@...ive.com, paul.walmsley@...ive.com, 
	robh@...nel.org, samuel.holland@...ive.com, tglx@...utronix.de
Subject: Re: [PATCH v2 00/11] riscv: Add initial support for Anlogic DR1V90

On Thu, 25 Sept 2025 at 12:22, fushan.zeng <fushan.zeng@...ogic.com> wrote:
>
> On Mon, 22 Sep 2025 20:46:30 +0800, Junhui Liu wrote:
> > This patch series introduces initial support for the Anlogic DR1V90 SoC
> > [1] and the Milianke MLKPAI-FS01 [2] board.
> >
> > The DR1V90 is a RISC-V based FPSoC from Anlogic, featuring a Nuclei
> > UX900 [3] core as its processing system (PS) and 94,464 LUTs in the
> > programmable logic (PL) part. The Milianke MLKPAI-FS01 board is one of
> > the first platforms based on this SoC, with UART1 routed to a Type-C
> > interface for console access.
> >
> > Tested on the Milianke MLKPAI-FS01 board with both the vendor's OpenSBI
> > and the not-yet-upstreamed mainline OpenSBI [4], as well as the vendor’s
> > U-Boot. Because the vendor’s OpenSBI is loaded at 0x1f300000, we have
> > to additionally reserve the DRAM region 0x1fe00000–0x1fffffff to prevent
> > overlap if using vendor's OpenSBI.
> >
> > Notice: A "no4lvl" bootarg or dependency patch [5] is currently required
> > for successful boot on the DR1V90 platform, since the SoC hangs if the
> > kernel attempts to use unsupported 4-level or 5-level paging modes.
>
> Thanks first.
> Anloigc already has the open source SDK at https://gitee.com/anlogic/sdk,
> and will submit it to mainline at suitable time.
> It is better that anlogic SOCs are long term maintained and supported
> by Anlogic officially in mainline and for customers.
> The code should be a full feature version after lots of tests, not the
> modified and simplified version from Anlogic open source.
> And we hope that there won't be two different versions code of anlogic SOCs,
> it may confuse customers.


Sorry, but you don't get to control how open source and upstream
works. Community will not wait for your "suitable time". There will be
only one upstream support, so please start helping here by reviewing,
instead of creating obstacles and trying to stop community from
working on this.

There was recently a company trying to "control" upstreaming process
of their laptops and it ended with big public mess. Please learn from
their mistakes.

BR,
K