linux-kernel - [GIT PULL] x86/cpu for v6.18-rc1

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [day] [month] [year] [list]

Message-ID: <20250926101319.GAaNZnP1tx-bGTHlwW@fat_crate.local>
Date: Fri, 26 Sep 2025 12:13:19 +0200
From: Borislav Petkov <bp@...en8.de>
To: Linus Torvalds <torvalds@...ux-foundation.org>
Cc: x86-ml <x86@...nel.org>, lkml <linux-kernel@...r.kernel.org>
Subject: [GIT PULL] x86/cpu for v6.18-rc1

Hi Linus,

please pull the x86/cpu lineup for v6.18-rc1.

Thx.

---

The following changes since commit f83ec76bf285bea5727f478a68b894f5543ca76e:

  Linux 6.17-rc6 (2025-09-14 14:21:14 -0700)

are available in the Git repository at:

  ssh://git@...olite.kernel.org/pub/scm/linux/kernel/git/tip/tip tags/x86_cpu_for_v6.18_rc1

for you to fetch changes up to 27b1fd62012dfe9d3eb8ecde344d7aa673695ecf:

  x86/umip: Fix decoding of register forms of 0F 01 (SGDT and SIDT aliases) (2025-09-19 21:34:48 +0200)

----------------------------------------------------------------
- Make UMIP instruction detection more robust

- Correct and cleanup AMD CPU topology detection; document the relevant
  CPUID leaves topology parsing precedence on AMD

- Add support for running the kernel as guest on FreeBSD's Bhyve
  hypervisor

- Cleanups and improvements

----------------------------------------------------------------
David Woodhouse (1):
      x86/cpu: Detect FreeBSD Bhyve hypervisor

K Prateek Nayak (4):
      x86/cpu/cacheinfo: Simplify cacheinfo_amd_init_llc_id() using _cpuid4_info
      x86/cpu/topology: Check for X86_FEATURE_XTOPOLOGY instead of passing has_xtopology
      x86/cpu/topology: Define AMD64_CPUID_EXT_FEAT MSR
      Documentation/x86/topology: Detail CPUID leaves used for topology enumeration

Sean Christopherson (2):
      x86/umip: Check that the instruction opcode is at least two bytes
      x86/umip: Fix decoding of register forms of 0F 01 (SGDT and SIDT aliases)

Tony Luck (1):
      x86/cpu: Rename and move CPU model entry for Diamond Rapids

 Documentation/arch/x86/topology.rst                | 191 +++++++++++++++++++++
 arch/x86/Kconfig                                   |   9 +
 arch/x86/include/asm/hypervisor.h                  |   2 +
 arch/x86/include/asm/intel-family.h                |   7 +-
 arch/x86/include/asm/msr-index.h                   |   5 +
 arch/x86/kernel/cpu/Makefile                       |   1 +
 arch/x86/kernel/cpu/bhyve.c                        |  66 +++++++
 arch/x86/kernel/cpu/cacheinfo.c                    |  48 +++---
 arch/x86/kernel/cpu/hypervisor.c                   |   3 +
 arch/x86/kernel/cpu/topology_amd.c                 |  26 ++-
 arch/x86/kernel/umip.c                             |  15 +-
 .../x86/intel/speed_select_if/isst_if_common.c     |   2 +-
 drivers/platform/x86/intel/tpmi_power_domains.c    |   2 +-
 tools/power/x86/turbostat/turbostat.c              |   2 +-
 14 files changed, 329 insertions(+), 50 deletions(-)
 create mode 100644 arch/x86/kernel/cpu/bhyve.c


-- 
Regards/Gruss,
    Boris.

https://people.kernel.org/tglx/notes-about-netiquette