[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID:
<KUZPR04MB9265D17F7582A0489110D1DBF3E2A@KUZPR04MB9265.apcprd04.prod.outlook.com>
Date: Sun, 5 Oct 2025 16:41:52 +0800
From: "Nutty.Liu" <nutty.liu@...mail.com>
To: Andrew Jones <ajones@...tanamicro.com>, iommu@...ts.linux.dev,
kvm-riscv@...ts.infradead.org, kvm@...r.kernel.org,
linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org
Cc: jgg@...dia.com, zong.li@...ive.com, tjeznach@...osinc.com,
joro@...tes.org, will@...nel.org, robin.murphy@....com, anup@...infault.org,
atish.patra@...ux.dev, tglx@...utronix.de, alex.williamson@...hat.com,
paul.walmsley@...ive.com, palmer@...belt.com, alex@...ti.fr
Subject: Re: [RFC PATCH v2 10/18] RISC-V: Define irqbypass vcpu_info
On 9/21/2025 4:39 AM, Andrew Jones wrote:
> The vcpu_info parameter to irq_set_vcpu_affinity() effectively
> defines an arch specific IOMMU <=> hypervisor protocol. Provide
> a definition for the RISCV IOMMU.
>
> Signed-off-by: Andrew Jones <ajones@...tanamicro.com>
> ---
> arch/riscv/include/asm/irq.h | 9 +++++++++
> 1 file changed, 9 insertions(+)
Reviewed-by: Nutty Liu <nutty.liu@...mail.com>
Thanks,
Nutty
Powered by blists - more mailing lists