linux-kernel - Re: [PATCH v6 1/7] dt-bindings: gpu: mali-valhall-csf: add mediatek,mt8196-mali variant

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <176003793576.3141336.11200895939203051819.robh@kernel.org>
Date: Thu, 9 Oct 2025 14:25:36 -0500
From: "Rob Herring (Arm)" <robh@...nel.org>
To: Nicolas Frattaroli <nicolas.frattaroli@...labora.com>
Cc: AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>,
	David Airlie <airlied@...il.com>,
	"Gustavo A. R. Silva" <gustavoars@...nel.org>,
	Ulf Hansson <ulf.hansson@...aro.org>,
	Maarten Lankhorst <maarten.lankhorst@...ux.intel.com>,
	linux-arm-kernel@...ts.infradead.org,
	Thomas Zimmermann <tzimmermann@...e.de>,
	Simona Vetter <simona@...ll.ch>, Kees Cook <kees@...nel.org>,
	Chia-I Wu <olvaffe@...il.com>, devicetree@...r.kernel.org,
	linux-kernel@...r.kernel.org, Jassi Brar <jassisinghbrar@...il.com>,
	linux-pm@...r.kernel.org, Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Liviu Dudau <liviu.dudau@....com>, dri-devel@...ts.freedesktop.org,
	Matthias Brugger <matthias.bgg@...il.com>,
	linux-hardening@...r.kernel.org, kernel@...labora.com,
	Chen-Yu Tsai <wenst@...omium.org>,
	linux-mediatek@...ts.infradead.org,
	Boris Brezillon <boris.brezillon@...labora.com>,
	Maxime Ripard <mripard@...nel.org>,
	Conor Dooley <conor+dt@...nel.org>,
	Steven Price <steven.price@....com>
Subject: Re: [PATCH v6 1/7] dt-bindings: gpu: mali-valhall-csf: add
 mediatek,mt8196-mali variant


On Fri, 03 Oct 2025 22:15:03 +0200, Nicolas Frattaroli wrote:
> The Mali-based GPU on the MediaTek MT8196 SoC uses a separate MCU to
> control the power and frequency of the GPU. This is modelled as a power
> domain and clock provider.
> 
> It lets us omit the OPP tables from the device tree, as those can now be
> enumerated at runtime from the MCU.
> 
> Add the necessary schema logic to handle what this SoC expects in terms
> of clocks and power-domains.
> 
> Signed-off-by: Nicolas Frattaroli <nicolas.frattaroli@...labora.com>
> ---
>  .../bindings/gpu/arm,mali-valhall-csf.yaml         | 40 ++++++++++++++++++++--
>  1 file changed, 38 insertions(+), 2 deletions(-)
> 

Reviewed-by: Rob Herring (Arm) <robh@...nel.org>