[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAN7C2SDa2WXKVw6XdR+2K0nAjkjy3JH6e+h7d0i9wDNyoXEyBA@mail.gmail.com>
Date: Thu, 9 Oct 2025 09:38:33 +0800
From: Sune Brian <briansune@...il.com>
To: Charles Keepax <ckeepax@...nsource.cirrus.com>
Cc: Liam Girdwood <lgirdwood@...il.com>, Mark Brown <broonie@...nel.org>,
Kuninori Morimoto <kuninori.morimoto.gx@...esas.com>, linux-sound@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v5] ASoC: wm8978: add missing BCLK divider setup
Charles Keepax <ckeepax@...nsource.cirrus.com> 於 2025年10月9日 週四 上午1:16寫道:
> [1] https://www.nxp.com/docs/en/user-manual/UM11732.pdf
At the end of the day. After refreshing myself a bit,
I want to cleanup what this document trying to proposed.
>From beginning I am very clear on what I am understood.
Along the discussions I am been mislead by this parties
as well.
What the standard about extra bit is ignore is not because
1: BCLK clock rate allow faster
2: BCLK is not relayed by MCLK and LRCLK
Explains
What IIS inherent design.
1: in order to form a 24 bit counter 6 flops is required.
As such then counting 32 / channel hence 64 bit.
2:To divide BCLK to form LRCLK then this 64 ticks are
ran. As such when a 24 bit data format is used, extra
8 bit is ignored as such division can form proper bounded S.R.
3: With this ignore bit method less die size power on VLSI.
Simplified 8,12,16,24,32 data format while LRCLK vs BCLK is
bounded.
4: As such, this is no the concept of overclocking
BCLK to fit all those how argue about BCLK is faster to etc.
So agree to disagree. I never accept the concept of
overclock on IIS. And this is not what bit is ignored intended!
Brian
Powered by blists - more mailing lists