lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [day] [month] [year] [list]
Message-ID: <20251015033532.1545707-1-alok.a.tiwari@oracle.com>
Date: Tue, 14 Oct 2025 20:35:28 -0700
From: Alok Tiwari <alok.a.tiwari@...cle.com>
To: bhelgaas@...gle.com, alex@...zbot.org, linux-pci@...r.kernel.org
Cc: alok.a.tiwari@...cle.com, alok.a.tiwarilinux@...il.com,
        linux-kernel@...r.kernel.org
Subject: [PATCH] PCI: Correct MPC register write to use dword access

The function pci_quirk_enable_intel_rp_mpc_acs() reads a 32-bit value
from INTEL_MPC_REG using pci_read_config_dword(), but writes it back
using pci_write_config_word().

Fix the incorrect use of pci_write_config_word() for the 32-bit
MPC register.

Fixes: d99321b63b1f ("PCI: Enable quirks for PCIe ACS on Intel PCH root ports")
Signed-off-by: Alok Tiwari <alok.a.tiwari@...cle.com>
---
 drivers/pci/quirks.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/pci/quirks.c b/drivers/pci/quirks.c
index 214ed060ca1b..1bd6e70058b5 100644
--- a/drivers/pci/quirks.c
+++ b/drivers/pci/quirks.c
@@ -5312,7 +5312,7 @@ static void pci_quirk_enable_intel_rp_mpc_acs(struct pci_dev *dev)
 	if (!(mpc & INTEL_MPC_REG_IRBNCE)) {
 		pci_info(dev, "Enabling MPC IRBNCE\n");
 		mpc |= INTEL_MPC_REG_IRBNCE;
-		pci_write_config_word(dev, INTEL_MPC_REG, mpc);
+		pci_write_config_dword(dev, INTEL_MPC_REG, mpc);
 	}
 }
 
-- 
2.50.1


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ