linux-kernel - [PATCH v3 0/3] Add iommu supports

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-Id: <cover.1760486497.git.khairul.anuar.romli@altera.com>
Date: Wed, 15 Oct 2025 08:13:36 +0800
From: Khairul Anuar Romli <khairul.anuar.romli@...era.com>
To: Eugeniy Paltsev <Eugeniy.Paltsev@...opsys.com>,
	Vinod Koul <vkoul@...nel.org>,
	Rob Herring <robh@...nel.org>,
	Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Conor Dooley <conor+dt@...nel.org>,
	dmaengine@...r.kernel.org (open list:DMA GENERIC OFFLOAD ENGINE SUBSYSTEM),
	devicetree@...r.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS),
	linux-kernel@...r.kernel.org (open list),
	Miquel Raynal <miquel.raynal@...tlin.com>,
	Richard Weinberger <richard@....at>,
	Vignesh Raghavendra <vigneshr@...com>,
	Niravkumar L Rabara <niravkumar.l.rabara@...el.com>,
	linux-mtd@...ts.infradead.org (open list:CADENCE NAND DRIVER),
	Dinh Nguyen <dinguyen@...nel.org>,
	Khairul Anuar Romli <khairul.anuar.romli@...era.com>,
	Adrian Ng Ho Yin <adrianhoyin.ng@...era.com>
Subject: [PATCH v3 0/3] Add iommu supports

This patch series adds IOMMU support for the Agilex5 platform by:

- Updating the device tree bindings for:
  - Cadence HP NAND controller (`cdns,hp-nfc`)
  - Synopsys DesignWare AXI DMA controller (`snps,dw-axi-dmac`)
  to accept the `iommus` property.

- Adding the SMMU (System Memory Management Unit) node to the Agilex5
  device tree and wiring up the IOMMU properties to the supported
  peripherals:
  - NAND controller
  - DMA controller
  - SPI controller

The Agilex5 SoC includes an ARM SMMU v3 with dedicated Translation Buffer
Units (TBUs) for peripherals. These allow for hardware-enforced DMA
address translation and memory isolation using the IOMMU framework.

Enabling IOMMU support ensures proper integration of these devices in
virtualized or secure environments, and aligns the platform with ARM’s
architectural requirements.

---
Changes in v3:
	- Refined commit messages with detailed hardware descriptions.
	- Clarified which peripherals are covered in the DT changes.
Changes in v2:
	- Add more description in the commit message body to clarify
	  device required for this changes.
---
Khairul Anuar Romli (3):
  dt-bindings: mtd: cdns,hp-nfc: Add iommu property
  dt-bindings: dma: snps,dw-axi-dmac: Add iommu property
  arm64: dts: socfpga: agilex5: Add SMMU nodes

 .../bindings/dma/snps,dw-axi-dmac.yaml           |  3 +++
 .../devicetree/bindings/mtd/cdns,hp-nfc.yaml     |  3 +++
 arch/arm64/boot/dts/intel/socfpga_agilex5.dtsi   | 16 ++++++++++++++++
 3 files changed, 22 insertions(+)

-- 
2.35.3