| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20251015065703.9422-1-mani@kernel.org>
Date: Wed, 15 Oct 2025 12:27:03 +0530
From: Manivannan Sadhasivam <mani@...nel.org>
To: andersson@...nel.org,
konradybcio@...nel.org,
robh@...nel.org,
krzk+dt@...nel.org,
conor+dt@...nel.org
Cc: linux-arm-msm@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
Manivannan Sadhasivam <manivannan.sadhasivam@....qualcomm.com>,
Manivannan Sadhasivam <mani@...nel.org>
Subject: [PATCH] arm64: dts: qcom: x1e80100: Add '#cooling-cells' for CPU nodes
From: Manivannan Sadhasivam <manivannan.sadhasivam@....qualcomm.com>
Enable passive cooling for CPUs in the X1E80100 SoC by adding the
'#cooling-cells' property. This will allow the OS to mitigate the CPU
power dissipation with the help of SCMI DVFS.
Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@....qualcomm.com>
Signed-off-by: Manivannan Sadhasivam <mani@...nel.org>
---
arch/arm64/boot/dts/qcom/x1e80100.dtsi | 12 ++++++++++++
1 file changed, 12 insertions(+)
diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi
index 51576d9c935d..001cf9cbb0c5 100644
--- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi
+++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi
@@ -76,6 +76,7 @@ cpu0: cpu@0 {
power-domains = <&cpu_pd0>, <&scmi_dvfs 0>;
power-domain-names = "psci", "perf";
cpu-idle-states = <&cluster_c4>;
+ #cooling-cells = <2>;
l2_0: l2-cache {
compatible = "cache";
@@ -93,6 +94,7 @@ cpu1: cpu@100 {
power-domains = <&cpu_pd1>, <&scmi_dvfs 0>;
power-domain-names = "psci", "perf";
cpu-idle-states = <&cluster_c4>;
+ #cooling-cells = <2>;
};
cpu2: cpu@200 {
@@ -104,6 +106,7 @@ cpu2: cpu@200 {
power-domains = <&cpu_pd2>, <&scmi_dvfs 0>;
power-domain-names = "psci", "perf";
cpu-idle-states = <&cluster_c4>;
+ #cooling-cells = <2>;
};
cpu3: cpu@300 {
@@ -115,6 +118,7 @@ cpu3: cpu@300 {
power-domains = <&cpu_pd3>, <&scmi_dvfs 0>;
power-domain-names = "psci", "perf";
cpu-idle-states = <&cluster_c4>;
+ #cooling-cells = <2>;
};
cpu4: cpu@...00 {
@@ -126,6 +130,7 @@ cpu4: cpu@...00 {
power-domains = <&cpu_pd4>, <&scmi_dvfs 1>;
power-domain-names = "psci", "perf";
cpu-idle-states = <&cluster_c4>;
+ #cooling-cells = <2>;
l2_1: l2-cache {
compatible = "cache";
@@ -143,6 +148,7 @@ cpu5: cpu@...00 {
power-domains = <&cpu_pd5>, <&scmi_dvfs 1>;
power-domain-names = "psci", "perf";
cpu-idle-states = <&cluster_c4>;
+ #cooling-cells = <2>;
};
cpu6: cpu@...00 {
@@ -154,6 +160,7 @@ cpu6: cpu@...00 {
power-domains = <&cpu_pd6>, <&scmi_dvfs 1>;
power-domain-names = "psci", "perf";
cpu-idle-states = <&cluster_c4>;
+ #cooling-cells = <2>;
};
cpu7: cpu@...00 {
@@ -165,6 +172,7 @@ cpu7: cpu@...00 {
power-domains = <&cpu_pd7>, <&scmi_dvfs 1>;
power-domain-names = "psci", "perf";
cpu-idle-states = <&cluster_c4>;
+ #cooling-cells = <2>;
};
cpu8: cpu@...00 {
@@ -176,6 +184,7 @@ cpu8: cpu@...00 {
power-domains = <&cpu_pd8>, <&scmi_dvfs 2>;
power-domain-names = "psci", "perf";
cpu-idle-states = <&cluster_c4>;
+ #cooling-cells = <2>;
l2_2: l2-cache {
compatible = "cache";
@@ -193,6 +202,7 @@ cpu9: cpu@...00 {
power-domains = <&cpu_pd9>, <&scmi_dvfs 2>;
power-domain-names = "psci", "perf";
cpu-idle-states = <&cluster_c4>;
+ #cooling-cells = <2>;
};
cpu10: cpu@...00 {
@@ -204,6 +214,7 @@ cpu10: cpu@...00 {
power-domains = <&cpu_pd10>, <&scmi_dvfs 2>;
power-domain-names = "psci", "perf";
cpu-idle-states = <&cluster_c4>;
+ #cooling-cells = <2>;
};
cpu11: cpu@...00 {
@@ -215,6 +226,7 @@ cpu11: cpu@...00 {
power-domains = <&cpu_pd11>, <&scmi_dvfs 2>;
power-domain-names = "psci", "perf";
cpu-idle-states = <&cluster_c4>;
+ #cooling-cells = <2>;
};
cpu-map {
--
2.48.1
Powered by blists - more mailing lists