linux-kernel - RE: [PATCH v5] iommu/amd: Add support for hw

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <BN9PR11MB5276E624B7CD6E1D6BA1E12B8CE9A@BN9PR11MB5276.namprd11.prod.outlook.com>
Date: Thu, 16 Oct 2025 07:40:30 +0000
From: "Tian, Kevin" <kevin.tian@...el.com>
To: Suravee Suthikulpanit <suravee.suthikulpanit@....com>, "jgg@...dia.com"
	<jgg@...dia.com>, "nicolinc@...dia.com" <nicolinc@...dia.com>
CC: "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"robin.murphy@....com" <robin.murphy@....com>, "will@...nel.org"
	<will@...nel.org>, "joro@...tes.org" <joro@...tes.org>, "jsnitsel@...hat.com"
	<jsnitsel@...hat.com>, "vasant.hegde@....com" <vasant.hegde@....com>,
	"iommu@...ts.linux.dev" <iommu@...ts.linux.dev>, "santosh.shukla@....com"
	<santosh.shukla@....com>, "sairaj.arunkodilkar@....com"
	<sairaj.arunkodilkar@....com>, "jon.grimm@....com" <jon.grimm@....com>,
	"Prakash, Prashanth" <prashanthpra@...gle.com>, "wvw@...gle.com"
	<wvw@...gle.com>, "wnliu@...gle.com" <wnliu@...gle.com>, "gptran@...gle.com"
	<gptran@...gle.com>, "kpsingh@...gle.com" <kpsingh@...gle.com>
Subject: RE: [PATCH v5] iommu/amd: Add support for hw_info for iommu
 capability query

> From: Suravee Suthikulpanit <suravee.suthikulpanit@....com>
> Sent: Friday, September 26, 2025 10:19 PM
> 
> +/**
> + * struct iommu_hw_info_amd - AMD IOMMU device info
> + *
> + * @efr : Value of AMD IOMMU Extended Feature Register (EFR)
> + * @efr2: Value of AMD IOMMU Extended Feature 2 Register (EFR2)
> + *
> + * Please See description of these registers in the following sections of
> + * the AMD I/O Virtualization Technology (IOMMU) Specification.
> + * (https://docs.amd.com/v/u/en-US/48882_3.10_PUB)
> + *
> + * - MMIO Offset 0030h IOMMU Extended Feature Register
> + * - MMIO Offset 01A0h IOMMU Extended Feature 2 Register
> + *
> + * Note: The EFR and EFR2 are raw values reported by hardware.
> + * VMM is responsible to determine the appropriate flags to be exposed to
> + * the VM since cetertain features are not currently supported by the kernel
> + * for HW-vIOMMU.

this hw_info api should work even w/o HW-vIOMMU?

Reviewed-by: Kevin Tian <kevin.tian@...el.com>