linux-kernel - Re: [PATCH v3 1/3] dt-bindings: mtd: cdns,hp-nfc: Add iommu property

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20251020-faithful-gray-nautilus-b9ca71@kuoka>
Date: Mon, 20 Oct 2025 12:33:09 +0200
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Khairul Anuar Romli <khairul.anuar.romli@...era.com>
Cc: Eugeniy Paltsev <Eugeniy.Paltsev@...opsys.com>, 
	Vinod Koul <vkoul@...nel.org>, Rob Herring <robh@...nel.org>, 
	Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>, 
	"open list:DMA GENERIC OFFLOAD ENGINE SUBSYSTEM" <dmaengine@...r.kernel.org>, 
	"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" <devicetree@...r.kernel.org>, open list <linux-kernel@...r.kernel.org>, 
	Miquel Raynal <miquel.raynal@...tlin.com>, Richard Weinberger <richard@....at>, 
	Vignesh Raghavendra <vigneshr@...com>, Niravkumar L Rabara <niravkumar.l.rabara@...el.com>, 
	"open list:CADENCE NAND DRIVER" <linux-mtd@...ts.infradead.org>, Dinh Nguyen <dinguyen@...nel.org>, 
	Adrian Ng Ho Yin <adrianhoyin.ng@...era.com>
Subject: Re: [PATCH v3 1/3] dt-bindings: mtd: cdns,hp-nfc: Add iommu property

On Wed, Oct 15, 2025 at 08:13:37AM +0800, Khairul Anuar Romli wrote:
> Agilex5 integrates an ARM SMMU (System Memory Management Unit) with
> Translation Buffer Units (TBUs) assigned to various peripherals,
> including the NAND controller.
> 
> The Cadence HP NAND controller ("cdns,hp-nfc") on Agilex5 is behind a
> TBU connected to the system's SMMUv3. To support this, the controller
> requires an `iommus` property in the device tree to properly configure
> address translation through the IOMMU framework.
> 
> Adding the `iommus` property to the binding schema allows the OS
> to associate the NAND controller with its corresponding SMMU stream ID.
> This enables:
> - DMA address translation between the controller and system memory
> - Memory protection for NAND operations
> - Proper functioning of the IOMMU framework in secure or virtualized
>   environments
> 
> This change documents the IOMMU integration for the NAND controller
> on platforms like Agilex5 where such hardware is present.
> 
> Signed-off-by: Adrian Ng Ho Yin <adrianhoyin.ng@...era.com>
> Signed-off-by: Khairul Anuar Romli <khairul.anuar.romli@...era.com>
> ---
> Changes in v3:
> 	- Refined commit messages with detailed hardware descriptions.
> 	- Remove redundant commit message and add the hardware used for
> 	  iommu.
> Changes in v2:
> 	- Updated the commit message to clarify the need for the changes
> 	  and the hardware used of this changes.
> ---
>  Documentation/devicetree/bindings/mtd/cdns,hp-nfc.yaml | 3 +++
>  1 file changed, 3 insertions(+)

Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>

Best regards,
Krzysztof