| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <14ae0769-341b-4325-b925-7bba6d57bbdf@baylibre.com> Date: Tue, 21 Oct 2025 09:59:22 -0500 From: David Lechner <dlechner@...libre.com> To: Rob Herring <robh@...nel.org> Cc: Mark Brown <broonie@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>, Marcelo Schmitt <marcelo.schmitt@...log.com>, Michael Hennerich <michael.hennerich@...log.com>, Nuno Sá <nuno.sa@...log.com>, Jonathan Cameron <jic23@...nel.org>, Andy Shevchenko <andy@...nel.org>, Sean Anderson <sean.anderson@...ux.dev>, linux-spi@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, linux-iio@...r.kernel.org Subject: Re: [PATCH 1/6] dt-bindings: spi: Add spi-buses property On 10/21/25 9:21 AM, Rob Herring wrote: > On Tue, Oct 14, 2025 at 05:02:11PM -0500, David Lechner wrote: >> Add a spi-buses property to the spi-peripheral-props binding to allow >> specifying the SPI data bus or buses that a peripheral is connected to >> in cases where the SPI controller has more than one physical SPI data >> bus. > > Is there a reason why spi-rx-bus-width property doesn't work for you? > The only thing I see would be you need to define the order of the pins > like "data-lanes" property. > > Rob Because we can have both at the same time. In one of the other threads, we talked about the AD4630 ADC that will require this since it has 2 data buses each with a width of 4 (total of 8 lines). See: https://lore.kernel.org/linux-iio/ad929fe5-be03-4628-b95a-5c3523bae0c8@baylibre.com/
Powered by blists - more mailing lists