[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <176104223500.2601451.11098381703248009004.tip-bot2@tip-bot2>
Date: Tue, 21 Oct 2025 10:23:54 -0000
From: "tip-bot2 for Andrew Cooper" <tip-bot2@...utronix.de>
To: linux-tip-commits@...r.kernel.org
Cc: Andrew Cooper <andrew.cooper3@...rix.com>,
"Borislav Petkov (AMD)" <bp@...en8.de>, <stable@...nel.org>, x86@...nel.org,
linux-kernel@...r.kernel.org
Subject:
[tip: x86/urgent] x86/microcode: Fix Entrysign revision check for Zen1/Naples
The following commit has been merged into the x86/urgent branch of tip:
Commit-ID: 876f0d43af78639790bee0e57b39d498ae35adcf
Gitweb: https://git.kernel.org/tip/876f0d43af78639790bee0e57b39d498ae35adcf
Author: Andrew Cooper <andrew.cooper3@...rix.com>
AuthorDate: Mon, 20 Oct 2025 15:41:24 +01:00
Committer: Borislav Petkov (AMD) <bp@...en8.de>
CommitterDate: Tue, 21 Oct 2025 12:16:51 +02:00
x86/microcode: Fix Entrysign revision check for Zen1/Naples
... to match AMD's statement here:
https://www.amd.com/en/resources/product-security/bulletin/amd-sb-7033.html
Fixes: 50cef76d5cb0 ("x86/microcode/AMD: Load only SHA256-checksummed patches")
Signed-off-by: Andrew Cooper <andrew.cooper3@...rix.com>
Signed-off-by: Borislav Petkov (AMD) <bp@...en8.de>
Cc: <stable@...nel.org>
Link: https://patch.msgid.link/20251020144124.2930784-1-andrew.cooper3@citrix.com
---
arch/x86/kernel/cpu/microcode/amd.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/x86/kernel/cpu/microcode/amd.c b/arch/x86/kernel/cpu/microcode/amd.c
index cdce885..28ed8c0 100644
--- a/arch/x86/kernel/cpu/microcode/amd.c
+++ b/arch/x86/kernel/cpu/microcode/amd.c
@@ -194,7 +194,7 @@ static bool need_sha_check(u32 cur_rev)
}
switch (cur_rev >> 8) {
- case 0x80012: return cur_rev <= 0x800126f; break;
+ case 0x80012: return cur_rev <= 0x8001277; break;
case 0x80082: return cur_rev <= 0x800820f; break;
case 0x83010: return cur_rev <= 0x830107c; break;
case 0x86001: return cur_rev <= 0x860010e; break;
Powered by blists - more mailing lists