[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20251024-spilt-deviate-e3f6bfd3642c@spud>
Date: Fri, 24 Oct 2025 18:09:00 +0100
From: Conor Dooley <conor@...nel.org>
To: Nicolas Frattaroli <nicolas.frattaroli@...labora.com>
Cc: Alim Akhtar <alim.akhtar@...sung.com>,
Avri Altman <avri.altman@....com>,
Bart Van Assche <bvanassche@....org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Matthias Brugger <matthias.bgg@...il.com>,
AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>,
Chunfeng Yun <chunfeng.yun@...iatek.com>,
Vinod Koul <vkoul@...nel.org>,
Kishon Vijay Abraham I <kishon@...nel.org>,
Peter Wang <peter.wang@...iatek.com>,
Stanley Jhu <chu.stanley@...il.com>,
"James E.J. Bottomley" <James.Bottomley@...senpartnership.com>,
"Martin K. Petersen" <martin.petersen@...cle.com>,
Philipp Zabel <p.zabel@...gutronix.de>,
Liam Girdwood <lgirdwood@...il.com>,
Mark Brown <broonie@...nel.org>,
Louis-Alexis Eyraud <louisalexis.eyraud@...labora.com>,
kernel@...labora.com, linux-scsi@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org, linux-phy@...ts.infradead.org
Subject: Re: [PATCH v3 01/24] dt-bindings: phy: Add mediatek,mt8196-ufsphy
variant
On Thu, Oct 23, 2025 at 09:49:19PM +0200, Nicolas Frattaroli wrote:
> The MediaTek MT8196 SoC includes an M-PHY compatible with the already
> existing mt8183 binding.
>
> However, one omission from the original binding was that all of these
> variants may have an optional reset.
>
> Add the new compatible, and also the resets property, with an example.
>
> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>
> Reviewed-by: Peter Wang <peter.wang@...iatek.com>
> Signed-off-by: Nicolas Frattaroli <nicolas.frattaroli@...labora.com>
Acked-by: Conor Dooley <conor.dooley@...rochip.com>
pw-bot: not-applicable
> ---
> .../devicetree/bindings/phy/mediatek,ufs-phy.yaml | 16 ++++++++++++++++
> 1 file changed, 16 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/phy/mediatek,ufs-phy.yaml b/Documentation/devicetree/bindings/phy/mediatek,ufs-phy.yaml
> index 3e62b5d4da61..f414aaa18997 100644
> --- a/Documentation/devicetree/bindings/phy/mediatek,ufs-phy.yaml
> +++ b/Documentation/devicetree/bindings/phy/mediatek,ufs-phy.yaml
> @@ -26,6 +26,7 @@ properties:
> - items:
> - enum:
> - mediatek,mt8195-ufsphy
> + - mediatek,mt8196-ufsphy
> - const: mediatek,mt8183-ufsphy
> - const: mediatek,mt8183-ufsphy
>
> @@ -42,6 +43,10 @@ properties:
> - const: unipro
> - const: mp
>
> + resets:
> + items:
> + - description: Optional UFS M-PHY reset.
> +
> "#phy-cells":
> const: 0
>
> @@ -65,5 +70,16 @@ examples:
> clock-names = "unipro", "mp";
> #phy-cells = <0>;
> };
> + - |
> + #include <dt-bindings/reset/mediatek,mt8196-resets.h>
> + ufs-phy@...00000 {
> + compatible = "mediatek,mt8196-ufsphy", "mediatek,mt8183-ufsphy";
> + reg = <0x16800000 0x10000>;
> + clocks = <&ufs_ao_clk 3>,
> + <&ufs_ao_clk 5>;
> + clock-names = "unipro", "mp";
> + resets = <&ufs_ao_clk MT8196_UFSAO_RST0_UFS_MPHY>;
> + #phy-cells = <0>;
> + };
>
> ...
>
> --
> 2.51.1.dirty
>
Download attachment "signature.asc" of type "application/pgp-signature" (229 bytes)
Powered by blists - more mailing lists