lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20bcb73c-9bb1-4030-8ae7-1a2d0952ac01@intel.com>
Date: Fri, 24 Oct 2025 16:39:50 -0700
From: Reinette Chatre <reinette.chatre@...el.com>
To: Babu Moger <babu.moger@....com>, <tony.luck@...el.com>,
	<tglx@...utronix.de>, <mingo@...hat.com>, <bp@...en8.de>,
	<dave.hansen@...ux.intel.com>
CC: <corbet@....net>, <Dave.Martin@....com>, <james.morse@....com>,
	<x86@...nel.org>, <hpa@...or.com>, <akpm@...ux-foundation.org>,
	<paulmck@...nel.org>, <rdunlap@...radead.org>, <pmladek@...e.com>,
	<kees@...nel.org>, <arnd@...db.de>, <fvdl@...gle.com>, <seanjc@...gle.com>,
	<pawan.kumar.gupta@...ux.intel.com>, <xin@...or.com>,
	<thomas.lendacky@....com>, <sohil.mehta@...el.com>, <jarkko@...nel.org>,
	<chang.seok.bae@...el.com>, <ebiggers@...gle.com>,
	<elena.reshetova@...el.com>, <ak@...ux.intel.com>,
	<mario.limonciello@....com>, <perry.yuan@....com>,
	<linux-doc@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
	<peternewman@...gle.com>
Subject: Re: [PATCH v10 04/10] x86,fs/resctrl: Implement "io_alloc"
 enable/disable handlers

Hi Babu,

On 10/21/25 4:54 PM, Babu Moger wrote:
> "io_alloc" is the generic name of the new resctrl feature that enables
> system software to configure the portion of cache allocated for I/O
> traffic. On AMD systems, "io_alloc" resctrl feature is backed by AMD's
> L3 Smart Data Cache Injection Allocation Enforcement (SDCIAE).
> 
> Introduce the architecture-specific functions that resctrl fs should call
> to enable, disable, or check status of the "io_alloc" feature. Change
> SDCIAE state by setting (to enable) or clearing (to disable) bit 1 of
> MSR_IA32_L3_QOS_EXT_CFG on all logical processors within the cache domain.
> 
> The SDCIAE feature details are documented in APM [1] available from [2].
> [1] AMD64 Architecture Programmer's Manual Volume 2: System Programming
>     Publication # 24593 Revision 3.41 section 19.4.7 L3 Smart Data Cache
>     Injection Allocation Enforcement (SDCIAE).
> 
> Signed-off-by: Babu Moger <babu.moger@....com>
> Link: https://bugzilla.kernel.org/show_bug.cgi?id=206537 # [2]
> ---

Reviewed-by: Reinette Chatre <reinette.chatre@...el.com>

Reinette


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ