[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d12bbb56-8ce4-477c-a7a6-600909374734@citrix.com>
Date: Mon, 27 Oct 2025 14:47:24 +0000
From: Andrew Cooper <andrew.cooper3@...rix.com>
To: bp@...nel.org
Cc: bp@...en8.de, linux-kernel@...r.kernel.org, x86@...nel.org
Subject: Re: [PATCH] x86/microcode/AMD: Limit Entrysign signature checking to
known generations
> Limit Entrysign sha256 signature checking to CPUs in the range Zen1-Zen5.
>
> ...
> +static bool cpu_has_entrysign(void) +{ + unsigned int fam =
> x86_family(bsp_cpuid_1_eax); + unsigned int model =
> x86_model(bsp_cpuid_1_eax); + + if (fam == 0x17) + return true; + + if
> (fam == 0x19) { + if (model <= 0x2f || + (0x40 <= model && model <=
> 0x4f) || + (0x60 <= model && model <= 0x6f)) + return true; + } + +
> return false; +}
That's Zen1-3. It's Fam 0x1a you need to split to separate Zen5 and 6.
~Andrew
Powered by blists - more mailing lists