| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20251027154615.115759-18-biju.das.jz@bp.renesas.com>
Date: Mon, 27 Oct 2025 15:46:04 +0000
From: Biju Das <biju.das.jz@...renesas.com>
To: Geert Uytterhoeven <geert+renesas@...der.be>,
Magnus Damm <magnus.damm@...il.com>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>
Cc: Biju Das <biju.das.jz@...renesas.com>,
linux-renesas-soc@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@...renesas.com>,
Biju Das <biju.das.au@...il.com>
Subject: [PATCH 17/19] arm64: dts: renesas: r9a09g047: Add RSCI nodes
Add RSCI nodes to RZ/G3E ("R9A09G047") SoC DTSI.
Signed-off-by: Biju Das <biju.das.jz@...renesas.com>
---
arch/arm64/boot/dts/renesas/r9a09g047.dtsi | 190 +++++++++++++++++++++
1 file changed, 190 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r9a09g047.dtsi b/arch/arm64/boot/dts/renesas/r9a09g047.dtsi
index 7a469de3bb62..2cc950d99bd3 100644
--- a/arch/arm64/boot/dts/renesas/r9a09g047.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a09g047.dtsi
@@ -823,6 +823,196 @@ i2c8: i2c@...01000 {
status = "disabled";
};
+ rsci0: serial@...00c00 {
+ compatible = "renesas,r9a09g047-rscif";
+ reg = <0 0x12800c00 0 0x400>;
+ interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 115 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 116 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "eri", "rxi", "txi", "tei";
+ clocks = <&cpg CPG_MOD 93>, <&cpg CPG_MOD 94>,
+ <&cpg CPG_MOD 95>, <&cpg CPG_MOD 96>,
+ <&cpg CPG_MOD 97>;
+ clock-names = "bus", "tclk", "tclk_div64",
+ "tclk_div16", "tclk_div4";
+ power-domains = <&cpg>;
+ resets = <&cpg 129>, <&cpg 130>;
+ reset-names = "presetn", "tresetn";
+ status = "disabled";
+ };
+
+ rsci1: serial@...01000 {
+ compatible = "renesas,r9a09g047-rscif";
+ reg = <0 0x12801000 0 0x400>;
+ interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 121 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 122 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "eri", "rxi", "txi", "tei";
+ clocks = <&cpg CPG_MOD 98>, <&cpg CPG_MOD 99>,
+ <&cpg CPG_MOD 100>, <&cpg CPG_MOD 101>,
+ <&cpg CPG_MOD 102>;
+ clock-names = "bus", "tclk", "tclk_div64",
+ "tclk_div16", "tclk_div4";
+ power-domains = <&cpg>;
+ resets = <&cpg 131>, <&cpg 132>;
+ reset-names = "presetn", "tresetn";
+ status = "disabled";
+ };
+
+ rsci2: serial@...01400 {
+ compatible = "renesas,r9a09g047-rscif";
+ reg = <0 0x12801400 0 0x400>;
+ interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 127 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 128 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "eri", "rxi", "txi", "tei";
+ clocks = <&cpg CPG_MOD 103>, <&cpg CPG_MOD 104>,
+ <&cpg CPG_MOD 105>, <&cpg CPG_MOD 106>,
+ <&cpg CPG_MOD 107>;
+ clock-names = "bus", "tclk", "tclk_div64",
+ "tclk_div16", "tclk_div4";
+ power-domains = <&cpg>;
+ resets = <&cpg 133>, <&cpg 134>;
+ reset-names = "presetn", "tresetn";
+ status = "disabled";
+ };
+
+ rsci3: serial@...01800 {
+ compatible = "renesas,r9a09g047-rscif";
+ reg = <0 0x12801800 0 0x400>;
+ interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 133 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 134 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "eri", "rxi", "txi", "tei";
+ clocks = <&cpg CPG_MOD 108>, <&cpg CPG_MOD 109>,
+ <&cpg CPG_MOD 110>, <&cpg CPG_MOD 111>,
+ <&cpg CPG_MOD 112>;
+ clock-names = "bus", "tclk", "tclk_div64",
+ "tclk_div16", "tclk_div4";
+ power-domains = <&cpg>;
+ resets = <&cpg 135>, <&cpg 136>;
+ reset-names = "presetn", "tresetn";
+ status = "disabled";
+ };
+
+ rsci4: serial@...01c00 {
+ compatible = "renesas,r9a09g047-rscif";
+ reg = <0 0x12801c00 0 0x400>;
+ interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 139 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 140 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "eri", "rxi", "txi", "tei";
+ clocks = <&cpg CPG_MOD 113>, <&cpg CPG_MOD 114>,
+ <&cpg CPG_MOD 115>, <&cpg CPG_MOD 116>,
+ <&cpg CPG_MOD 117>;
+ clock-names = "bus", "tclk", "tclk_div64",
+ "tclk_div16", "tclk_div4";
+ power-domains = <&cpg>;
+ resets = <&cpg 137>, <&cpg 138>;
+ reset-names = "presetn", "tresetn";
+ status = "disabled";
+ };
+
+ rsci5: serial@...02000 {
+ compatible = "renesas,r9a09g047-rscif";
+ reg = <0 0x12802000 0 0x400>;
+ interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 145 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 146 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "eri", "rxi", "txi", "tei";
+ clocks = <&cpg CPG_MOD 118>, <&cpg CPG_MOD 119>,
+ <&cpg CPG_MOD 120>, <&cpg CPG_MOD 121>,
+ <&cpg CPG_MOD 122>;
+ clock-names = "bus", "tclk", "tclk_div64",
+ "tclk_div16", "tclk_div4";
+ power-domains = <&cpg>;
+ resets = <&cpg 139>, <&cpg 140>;
+ reset-names = "presetn", "tresetn";
+ status = "disabled";
+ };
+
+ rsci6: serial@...02400 {
+ compatible = "renesas,r9a09g047-rscif";
+ reg = <0 0x12802400 0 0x400>;
+ interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 151 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 152 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "eri", "rxi", "txi", "tei";
+ clocks = <&cpg CPG_MOD 123>, <&cpg CPG_MOD 124>,
+ <&cpg CPG_MOD 125>, <&cpg CPG_MOD 126>,
+ <&cpg CPG_MOD 127>;
+ clock-names = "bus", "tclk", "tclk_div64",
+ "tclk_div16", "tclk_div4";
+ power-domains = <&cpg>;
+ resets = <&cpg 141>, <&cpg 142>;
+ reset-names = "presetn", "tresetn";
+ status = "disabled";
+ };
+
+ rsci7: serial@...02800 {
+ compatible = "renesas,r9a09g047-rscif";
+ reg = <0 0x12802800 0 0x400>;
+ interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 157 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 158 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "eri", "rxi", "txi", "tei";
+ clocks = <&cpg CPG_MOD 128>, <&cpg CPG_MOD 129>,
+ <&cpg CPG_MOD 130>, <&cpg CPG_MOD 131>,
+ <&cpg CPG_MOD 132>;
+ clock-names = "bus", "tclk", "tclk_div64",
+ "tclk_div16", "tclk_div4";
+ power-domains = <&cpg>;
+ resets = <&cpg 143>, <&cpg 144>;
+ reset-names = "presetn", "tresetn";
+ status = "disabled";
+ };
+
+ rsci8: serial@...02c00 {
+ compatible = "renesas,r9a09g047-rscif";
+ reg = <0 0x12802c00 0 0x400>;
+ interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 163 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 164 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "eri", "rxi", "txi", "tei";
+ clocks = <&cpg CPG_MOD 133>, <&cpg CPG_MOD 134>,
+ <&cpg CPG_MOD 135>, <&cpg CPG_MOD 136>,
+ <&cpg CPG_MOD 137>;
+ clock-names = "bus", "tclk", "tclk_div64",
+ "tclk_div16", "tclk_div4";
+ power-domains = <&cpg>;
+ resets = <&cpg 145>, <&cpg 146>;
+ reset-names = "presetn", "tresetn";
+ status = "disabled";
+ };
+
+ rsci9: serial@...03000 {
+ compatible = "renesas,r9a09g047-rscif";
+ reg = <0 0x12803000 0 0x400>;
+ interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 169 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 170 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "eri", "rxi", "txi", "tei";
+ clocks = <&cpg CPG_MOD 138>, <&cpg CPG_MOD 139>,
+ <&cpg CPG_MOD 140>, <&cpg CPG_MOD 141>,
+ <&cpg CPG_MOD 142>;
+ clock-names = "bus", "tclk", "tclk_div64",
+ "tclk_div16", "tclk_div4";
+ power-domains = <&cpg>;
+ resets = <&cpg 147>, <&cpg 148>;
+ reset-names = "presetn", "tresetn";
+ status = "disabled";
+ };
+
gpu: gpu@...50000 {
compatible = "renesas,r9a09g047-mali",
"arm,mali-bifrost";
--
2.43.0
Powered by blists - more mailing lists