[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20251027-cpu_cluster_component_pm-v1-6-31355ac588c2@oss.qualcomm.com>
Date: Mon, 27 Oct 2025 23:28:08 -0700
From: Yuanfang Zhang <yuanfang.zhang@....qualcomm.com>
To: Suzuki K Poulose <suzuki.poulose@....com>,
Mike Leach <mike.leach@...aro.org>,
James Clark <james.clark@...aro.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Mathieu Poirier <mathieu.poirier@...aro.org>,
Leo Yan <leo.yan@...ux.dev>,
Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio <konradybcio@...nel.org>
Cc: kernel@....qualcomm.com, coresight@...ts.linaro.org,
linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-msm@...r.kernel.org,
Yuanfang Zhang <yuanfang.zhang@....qualcomm.com>
Subject: [PATCH 06/12] coresight-replicator: Update mgmt_attrs for CPU
cluster replicator compatibility
This patch refactors the sysfs interfaces to ensure compatibility with
CPU cluster replicators. For CPU cluster replicators, register reads
are performed via smp_call_function_single().
Signed-off-by: Yuanfang Zhang <yuanfang.zhang@....qualcomm.com>
---
drivers/hwtracing/coresight/coresight-replicator.c | 61 +++++++++++++++++++++-
1 file changed, 59 insertions(+), 2 deletions(-)
diff --git a/drivers/hwtracing/coresight/coresight-replicator.c b/drivers/hwtracing/coresight/coresight-replicator.c
index 1dfe11940cd6001db3cf17249b0493027b65e19c..22c9bc71817d238c2d4ddffbb42678bf792b29af 100644
--- a/drivers/hwtracing/coresight/coresight-replicator.c
+++ b/drivers/hwtracing/coresight/coresight-replicator.c
@@ -58,6 +58,7 @@ struct replicator_drvdata {
struct replicator_smp_arg {
struct replicator_drvdata *drvdata;
int outport;
+ u32 offset;
int rc;
};
@@ -286,9 +287,65 @@ static const struct coresight_ops replicator_cs_ops = {
.link_ops = &replicator_link_ops,
};
+static void replicator_read_register_smp_call(void *info)
+{
+ struct replicator_smp_arg *arg = info;
+
+ arg->rc = readl_relaxed(arg->drvdata->base + arg->offset);
+}
+
+static ssize_t coresight_replicator_reg32_show(struct device *dev,
+ struct device_attribute *attr,
+ char *buf)
+{
+ struct replicator_drvdata *drvdata = dev_get_drvdata(dev->parent);
+ struct cs_off_attribute *cs_attr = container_of(attr, struct cs_off_attribute, attr);
+ unsigned long flags;
+ struct replicator_smp_arg arg = { 0 };
+ u32 val;
+ int ret, cpu;
+
+ pm_runtime_get_sync(dev->parent);
+
+ if (!drvdata->cpumask) {
+ raw_spin_lock_irqsave(&drvdata->spinlock, flags);
+ val = readl_relaxed(drvdata->base + cs_attr->off);
+ raw_spin_unlock_irqrestore(&drvdata->spinlock, flags);
+
+ } else {
+ arg.drvdata = drvdata;
+ arg.offset = cs_attr->off;
+ for_each_cpu(cpu, drvdata->cpumask) {
+ ret = smp_call_function_single(cpu,
+ replicator_read_register_smp_call,
+ &arg, 1);
+ if (!ret)
+ break;
+ }
+ if (!ret) {
+ val = arg.rc;
+ } else {
+ pm_runtime_put_sync(dev->parent);
+ return ret;
+ }
+ }
+
+ pm_runtime_put_sync(dev->parent);
+
+ return sysfs_emit(buf, "0x%x\n", val);
+}
+
+#define coresight_replicator_reg32(name, offset) \
+ (&((struct cs_off_attribute[]) { \
+ { \
+ __ATTR(name, 0444, coresight_replicator_reg32_show, NULL), \
+ offset \
+ } \
+ })[0].attr.attr)
+
static struct attribute *replicator_mgmt_attrs[] = {
- coresight_simple_reg32(idfilter0, REPLICATOR_IDFILTER0),
- coresight_simple_reg32(idfilter1, REPLICATOR_IDFILTER1),
+ coresight_replicator_reg32(idfilter0, REPLICATOR_IDFILTER0),
+ coresight_replicator_reg32(idfilter1, REPLICATOR_IDFILTER1),
NULL,
};
--
2.34.1
Powered by blists - more mailing lists