[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <aQCXm_rvwpB6-UUq@smile.fi.intel.com>
Date: Tue, 28 Oct 2025 12:14:51 +0200
From: Andy Shevchenko <andriy.shevchenko@...el.com>
To: Billy Tsai <billy_tsai@...eedtech.com>
Cc: jic23@...nel.org, dlechner@...libre.com, nuno.sa@...log.com,
andy@...nel.org, joel@....id.au, andrew@...econstruct.com.au,
linux-iio@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-aspeed@...ts.ozlabs.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2] iio: adc: aspeed: clear reference voltage bits before
configuring vref
On Tue, Oct 28, 2025 at 01:41:02PM +0800, Billy Tsai wrote:
> Ensures the reference voltage bits are cleared in the ADC engine
> control register before configuring the voltage reference. This
> avoids potential misconfigurations caused by residual bits.
>
> Signed-off-by: Billy Tsai <billy_tsai@...eedtech.com>
> ---
It's a v2 and here a changelog is missing.
No need to resend, just reply with a missing piece.
--
With Best Regards,
Andy Shevchenko
Powered by blists - more mailing lists