[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <9bddcef9-56dd-46be-9354-c47f15b900f4@quicinc.com>
Date: Tue, 28 Oct 2025 15:47:45 +0530
From: Ritesh Kumar <quic_riteshk@...cinc.com>
To: Dmitry Baryshkov <dmitry.baryshkov@....qualcomm.com>
CC: <robin.clark@....qualcomm.com>, <lumag@...nel.org>,
<abhinav.kumar@...ux.dev>, <jessica.zhang@....qualcomm.com>,
<sean@...rly.run>, <marijn.suijten@...ainline.org>,
<maarten.lankhorst@...ux.intel.com>, <mripard@...nel.org>,
<tzimmermann@...e.de>, <airlied@...il.com>, <simona@...ll.ch>,
<robh@...nel.org>, <krzk+dt@...nel.org>, <conor+dt@...nel.org>,
<quic_mahap@...cinc.com>, <andersson@...nel.org>,
<konradybcio@...nel.org>, <mani@...nel.org>,
<James.Bottomley@...senpartnership.com>, <martin.petersen@...cle.com>,
<vkoul@...nel.org>, <kishon@...nel.org>,
<cros-qcom-dts-watchers@...omium.org>, <linux-phy@...ts.infradead.org>,
<linux-arm-msm@...r.kernel.org>, <dri-devel@...ts.freedesktop.org>,
<freedreno@...ts.freedesktop.org>, <devicetree@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, <linux-scsi@...r.kernel.org>,
<quic_vproddut@...cinc.com>
Subject: Re: [PATCH v2 3/3] arm64: dts: qcom: lemans: Add edp reference clock
for edp phy
On 10/13/2025 6:05 PM, Dmitry Baryshkov wrote:
> On Mon, Oct 13, 2025 at 04:18:06PM +0530, Ritesh Kumar wrote:
> > Add edp reference clock for edp phy on lemans chipset.
>
> eDP, PHY, Fixes:foo bar baz
Sure, will update in next version.
>
> >
> > Signed-off-by: Ritesh Kumar <quic_riteshk@...cinc.com>
> > ---
> > arch/arm64/boot/dts/qcom/lemans.dtsi | 12 ++++++++----
> > 1 file changed, 8 insertions(+), 4 deletions(-)
> >
> > diff --git a/arch/arm64/boot/dts/qcom/lemans.dtsi b/arch/arm64/boot/dts/qcom/lemans.dtsi
> > index cf685cb186ed..1bcf1edd9382 100644
> > --- a/arch/arm64/boot/dts/qcom/lemans.dtsi
> > +++ b/arch/arm64/boot/dts/qcom/lemans.dtsi
> > @@ -5034,9 +5034,11 @@
> > <0x0 0x0aec2000 0x0 0x1c8>;
> >
> > clocks = <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_AUX_CLK>,
> > - <&dispcc0 MDSS_DISP_CC_MDSS_AHB_CLK>;
> > + <&dispcc0 MDSS_DISP_CC_MDSS_AHB_CLK>,
> > + <&gcc GCC_EDP_REF_CLKREF_EN>;
> > clock-names = "aux",
> > - "cfg_ahb";
> > + "cfg_ahb",
> > + "ref";
> >
> > #clock-cells = <1>;
> > #phy-cells = <0>;
> > @@ -5053,9 +5055,11 @@
> > <0x0 0x0aec5000 0x0 0x1c8>;
> >
> > clocks = <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_AUX_CLK>,
> > - <&dispcc0 MDSS_DISP_CC_MDSS_AHB_CLK>;
> > + <&dispcc0 MDSS_DISP_CC_MDSS_AHB_CLK>,
> > + <&gcc GCC_EDP_REF_CLKREF_EN>;
> > clock-names = "aux",
> > - "cfg_ahb";
> > + "cfg_ahb",
> > + "ref";
> >
> > #clock-cells = <1>;
> > #phy-cells = <0>;
> > --
> > 2.17.1
> >
>
Powered by blists - more mailing lists