lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <0e80f035-00b4-4134-a877-7253dbabe5b5@altera.com>
Date: Tue, 28 Oct 2025 11:01:26 +0000
From: "Romli, Khairul Anuar" <khairul.anuar.romli@...era.com>
To: Krzysztof Kozlowski <krzk@...nel.org>, Dinh Nguyen <dinguyen@...nel.org>,
	Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Conor Dooley <conor+dt@...nel.org>, "Rao, Mahesh" <mahesh.rao@...era.com>,
	"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>, open list
	<linux-kernel@...r.kernel.org>
Subject: Re: [PATCH 2/2] arm64: dts: intel: Add Agilex5 SVC node with memory
 region

On 28/10/2025 5:36 pm, Krzysztof Kozlowski wrote:
> On 28/10/2025 10:29, Khairul Anuar Romli wrote:
>> Introduce the Stratix10 SoC service layer (SVC) node for Agilex5 SoCs.
>> The node includes the compatible string "intel,agilex5-svc" and references
>> a reserved memory region required for communication with the Secure Device
>> Manager (SDM).
>>
>> Agilex5 introduces a dependency on IOMMU-based translation for reserved
>> memory, unlike prior Agilex platforms. This commit introduces the
>> structural changes needed to support this feature once the IOMMU driver
>> is upstreamed.
>>
>> Signed-off-by: Khairul Anuar Romli <khairul.anuar.romli@...era.com>
>> ---
>>   arch/arm64/boot/dts/intel/socfpga_agilex5.dtsi | 9 +++++++++
>>   1 file changed, 9 insertions(+)
>>
>> diff --git a/arch/arm64/boot/dts/intel/socfpga_agilex5.dtsi b/arch/arm64/boot/dts/intel/socfpga_agilex5.dtsi
>> index a13ccee3c4c3..15284092897e 100644
>> --- a/arch/arm64/boot/dts/intel/socfpga_agilex5.dtsi
>> +++ b/arch/arm64/boot/dts/intel/socfpga_agilex5.dtsi
>> @@ -841,5 +841,14 @@ queue7 {
>>   				};
>>   			};
>>   		};
>> +
>> +		firmware {
>> +			svc {
>> +				compatible = "intel,agilex5-svc";
>> +				method = "smc";
>> +				memory-region = <&service_reserved>;
>> +				iommus = <&smmu 10>;
> 
> 
> You did not test your code.
> 
> Plus, where is the driver? Please read submitting patches in DT directory.
> 
> Best regards,
> Krzysztof

I will add the driver implementation in the v2 as part of initial 
support enablement for this Agilex5.

Thanks

Best Regards,
Khairul

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ