[<prev] [next>] [day] [month] [year] [list]
Message-Id: <20251029125641.32989-1-ravi.patel@samsung.com>
Date: Wed, 29 Oct 2025 18:26:37 +0530
From: Ravi Patel <ravi.patel@...sung.com>
To: robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org,
jesper.nilsson@...s.com, lars.persson@...s.com, mturquette@...libre.com,
sboyd@...nel.org, alim.akhtar@...sung.com, s.nawrocki@...sung.com,
cw00.choi@...sung.com
Cc: ravi.patel@...sung.com, ksk4725@...sia.com, smn1196@...sia.com,
linux-arm-kernel@...s.com, krzk@...nel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-samsung-soc@...r.kernel.org, linux-clk@...r.kernel.org,
pjsin865@...sia.com, gwk1013@...sia.com, bread@...sia.com,
jspark@...sia.com, limjh0823@...sia.com, lightwise@...sia.com,
hgkim05@...sia.com, mingyoungbo@...sia.com, shradha.t@...sung.com,
swathi.ks@...sung.com, kenkim@...sia.com
Subject: [PATCH v2 0/4] Add basic clock and pmu support for the Axis
ARTPEC-9 SoC
Add basic clock driver and pmu compatible support for the
Axis ARTPEC-9 SoC which contains 6-core Cortex-A55 CPU
and other several IPs. This SoC is an Axis-designed chipset
used in surveillance camera products.
This ARTPEC-9 SoC has a variety of Samsung-specific IP blocks and
Axis-specific IP blocks and SoC is manufactured by Samsung Foundry.
This patch series includes below changes:
- CMU (Clock Management Unit) driver and its bindings (patch #1 to #3)
- PMU bindings (patch #4)
The patch series has been tested on the ARTPEC-9 EVB with
Linux Samsung SoC tree (for-next branch) and intended
to be merged via the `arm-soc` tree.
---
Changes in v2:
- Decouple the device tree related patches which was present in v1 (Patch #5 to #7)
Device tree related patches will be sent in separate series.
- Fix the division issue (in arm target) reported by kernel test in patch #2
Link to v1: https://lore.kernel.org/linux-samsung-soc/20250917085005.89819-1-ravi.patel@samsung.com/
---
GyoungBo Min (3):
dt-bindings: clock: Add ARTPEC-9 clock controller
clk: samsung: Add clock PLL support for ARTPEC-9 SoC
clk: samsung: artpec-9: Add initial clock support for ARTPEC-9 SoC
SungMin Park (1):
dt-bindings: samsung: exynos-pmu: Add compatible for ARTPEC-9 SoC
.../bindings/clock/axis,artpec9-clock.yaml | 232 ++++
.../bindings/soc/samsung/exynos-pmu.yaml | 1 +
drivers/clk/samsung/Makefile | 1 +
drivers/clk/samsung/clk-artpec9.c | 1224 +++++++++++++++++
drivers/clk/samsung/clk-pll.c | 185 ++-
drivers/clk/samsung/clk-pll.h | 17 +
include/dt-bindings/clock/axis,artpec9-clk.h | 195 +++
7 files changed, 1847 insertions(+), 8 deletions(-)
create mode 100644 Documentation/devicetree/bindings/clock/axis,artpec9-clock.yaml
create mode 100644 drivers/clk/samsung/clk-artpec9.c
create mode 100644 include/dt-bindings/clock/axis,artpec9-clk.h
--
2.17.1
Powered by blists - more mailing lists