[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20251029202801.3963952-5-Frank.Li@nxp.com>
Date: Wed, 29 Oct 2025 16:28:01 -0400
From: Frank Li <Frank.Li@....com>
To: Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Vladimir Zapolskiy <vz@...ia.com>,
Piotr Wojtaszczyk <piotr.wojtaszczyk@...esys.com>,
devicetree@...r.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS),
linux-arm-kernel@...ts.infradead.org (moderated list:ARM/LPC32XX SOC SUPPORT),
linux-kernel@...r.kernel.org (open list)
Cc: imx@...ts.linux.dev
Subject: [PATCH 5/5] ARM: dts: lpc32xx: update #address-cells of arm,pl175 to 2
Change #address-cells of arm,pl175 to 2 to fix below CHECK_DTBS warnings:
arm/boot/dts/nxp/lpc/lpc3250-ea3250.dtb: memory-controller@...80000 (arm,pl175): #address-cells: 2 was expected
from schema $id: http://devicetree.org/schemas/memory-controllers/arm,pl172.yaml#
Signed-off-by: Frank Li <Frank.Li@....com>
---
arch/arm/boot/dts/nxp/lpc/lpc32xx.dtsi | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/arm/boot/dts/nxp/lpc/lpc32xx.dtsi b/arch/arm/boot/dts/nxp/lpc/lpc32xx.dtsi
index 77f210a2152dc..0249a1838ee0d 100644
--- a/arch/arm/boot/dts/nxp/lpc/lpc32xx.dtsi
+++ b/arch/arm/boot/dts/nxp/lpc/lpc32xx.dtsi
@@ -155,7 +155,7 @@ emc: memory-controller@...80000 {
reg = <0x31080000 0x1000>;
clocks = <&clk LPC32XX_CLK_DDRAM>, <&clk LPC32XX_CLK_DDRAM>;
clock-names = "mpmcclk", "apb_pclk";
- #address-cells = <1>;
+ #address-cells = <2>;
#size-cells = <1>;
ranges = <0 0xe0000000 0x01000000>,
--
2.34.1
Powered by blists - more mailing lists