linux-kernel - RE: [PATCH v2 00/13] Add RZ/G3E RSCI support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID:
 <TY3PR01MB11346756ED260C02BAF75B97286FBA@TY3PR01MB11346.jpnprd01.prod.outlook.com>
Date: Thu, 30 Oct 2025 17:59:21 +0000
From: Biju Das <biju.das.jz@...renesas.com>
To: biju.das.au <biju.das.au@...il.com>, Greg Kroah-Hartman
	<gregkh@...uxfoundation.org>, Jiri Slaby <jirislaby@...nel.org>, Rob Herring
	<robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley
	<conor+dt@...nel.org>, Geert Uytterhoeven <geert+renesas@...der.be>,
	magnus.damm <magnus.damm@...il.com>
CC: Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@...renesas.com>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"linux-serial@...r.kernel.org" <linux-serial@...r.kernel.org>,
	"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
	"linux-renesas-soc@...r.kernel.org" <linux-renesas-soc@...r.kernel.org>,
	biju.das.au <biju.das.au@...il.com>
Subject: RE: [PATCH v2 00/13] Add RZ/G3E RSCI support

Hi All,

There is some issue with last patch in the series. So, resending again.
Sorry for the noise.

Cheers,
Biju

> -----Original Message-----
> From: Biju <biju.das.au@...il.com>
> Sent: 30 October 2025 17:55
> Subject: [PATCH v2 00/13] Add RZ/G3E RSCI support
> 
> From: Biju Das <biju.das.jz@...renesas.com>
> 
> Add RZ/G3E RSCI support for FIFO and non-FIFO mode. RSCI IP found on RZ/G3E SoC is similar to one on
> RZ/T2H, but has 32-stage fifo. RZ/G3E has
> 6 clocks (5 module clocks + 1 external clock) compared to 3 clocks
> (2 module clocks + 1 external clock) on RZ/T2H, and it has multiple resets. Add support for the
> hardware flow control.
> 
> This patch series depend upon [1]
> [1] https://lore.kernel.org/all/20251029082101.92156-1-biju.das.jz@bp.renesas.com/
> 
> v1->v2:
>  * Updated commit message for patch#1,#3,#9
>  * Added resets:false for non RZ/G3E SoCs in bindings.
>  * Increased line limit for error messages to 100-column limit for patch#3
>  * Updated multiline comment to fit into single line.
>  * Updated set_termios() for getting baud_rate()
> 
> Biju Das (13):
>   dt-bindings: serial: renesas,rsci: Document RZ/G3E support
>   serial: rsci: Drop rsci_clear_CFC()
>   serial: sh-sci: Drop extra lines
>   serial: rsci: Drop unused macro DCR
>   serial: rsci: Drop unused TDR register
>   serial: sh-sci: Use devm_reset_control_array_get_exclusive()
>   serial: sh-sci: Add RSCI_PORT_{SCI,SCIF} port IDs
>   serial: sh-sci: Add sci_is_rsci_type()
>   serial: sh-sci: Add support for RZ/G3E RSCI clks
>   serial: sh-sci: Make sci_scbrr_calc() public
>   serial: sh-sci: Add finish_console_write() callback
>   serial: sh-sci: Add support for RZ/G3E RSCI SCIF
>   serial: sh-sci: Add support for RZ/G3E RSCI SCI
> 
>  .../bindings/serial/renesas,rsci.yaml         |  85 +++-
>  drivers/tty/serial/rsci.c                     | 412 +++++++++++++++---
>  drivers/tty/serial/rsci.h                     |   2 +
>  drivers/tty/serial/sh-sci-common.h            |   9 +
>  drivers/tty/serial/sh-sci.c                   |  67 ++-
>  5 files changed, 492 insertions(+), 83 deletions(-)
> 
> --
> 2.43.0