[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <aQUjU/mgccX7mt8R@Asurada-Nvidia>
Date: Fri, 31 Oct 2025 14:00:03 -0700
From: Nicolin Chen <nicolinc@...dia.com>
To: Krzysztof Kozlowski <krzk@...nel.org>
CC: Ashish Mhetre <amhetre@...dia.com>, <will@...nel.org>,
<robin.murphy@....com>, <joro@...tes.org>, <robh@...nel.org>,
<krzk+dt@...nel.org>, <conor+dt@...nel.org>, <thierry.reding@...il.com>,
<jonathanh@...dia.com>, <jgg@...pe.ca>, <linux-tegra@...dia.com>,
<linux-arm-kernel@...ts.infradead.org>, <iommu@...ts.linux.dev>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<linux-tegra@...r.kernel.org>
Subject: Re: [PATCH 2/3] dt-bindings: iommu: Add NVIDIA Tegra CMDQV support
On Fri, Oct 31, 2025 at 09:14:25AM +0100, Krzysztof Kozlowski wrote:
> On Fri, Oct 31, 2025 at 06:29:58AM +0000, Ashish Mhetre wrote:
> > + The CMDQ-Virtualization hardware block is part of the SMMUv3 implementation
> > + on Tegra264 SoCs. It assists in virtualizing the command queue for the SMMU.
> > +
> > +maintainers:
> > + - NVIDIA Corporation <linux-tegra@...dia.com>
>
> No. It should be a person. If entire Nvidia cannot find a person, I
> don't think we are interested in having this in the kernel.
I was the submitter of the driver. I can take it up.
Thanks
Nicolin
Powered by blists - more mailing lists