lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [day] [month] [year] [list]
Message-ID: <tencent_59CE737B39C37282F84B9CF7765A6C1D8006@qq.com>
Date: Sat,  1 Nov 2025 19:26:04 +0800
From: ray <veidongray@...com>
To: Thomas Gleixner <tglx@...utronix.de>,
	Ingo Molnar <mingo@...hat.com>,
	Borislav Petkov <bp@...en8.de>,
	Dave Hansen <dave.hansen@...ux.intel.com>
Cc: x86@...nel.org,
	"H . Peter Anvin" <hpa@...or.com>,
	linux-kernel@...r.kernel.org,
	ray <veidongray@...com>
Subject: [PATCH] x86/irq: Precompute nr_legacy_irqs() for performance optimization

Precompute the return value of nr_legacy_irqs() in init_ISA_irqs(),
init_IRQ(), and native_init_IRQ() functions to avoid repeated function
calls in loops, improving performance.

Changes made:
- Precompute nr_legacy_irqs() return value in three functions
- Use local variables instead of function calls in loops
- Maintain original logic unchanged

Signed-off-by: ray <veidongray@...com>
---
 arch/x86/kernel/irqinit.c | 18 +++++++++++++-----
 1 file changed, 13 insertions(+), 5 deletions(-)

diff --git a/arch/x86/kernel/irqinit.c b/arch/x86/kernel/irqinit.c
index 6ab9eac64670..bb7cbf99f65c 100644
--- a/arch/x86/kernel/irqinit.c
+++ b/arch/x86/kernel/irqinit.c
@@ -54,7 +54,7 @@ DEFINE_PER_CPU(vector_irq_t, vector_irq) = {
 void __init init_ISA_irqs(void)
 {
 	struct irq_chip *chip = legacy_pic->chip;
-	int i;
+	int i, nr_legacy;
 
 	/*
 	 * Try to set up the through-local-APIC virtual wire mode earlier.
@@ -66,7 +66,9 @@ void __init init_ISA_irqs(void)
 
 	legacy_pic->init(0);
 
-	for (i = 0; i < nr_legacy_irqs(); i++) {
+	nr_legacy = nr_legacy_irqs();
+
+	for (i = 0; i < nr_legacy; i++) {
 		irq_set_chip_and_handler(i, chip, handle_level_irq);
 		irq_set_status_flags(i, IRQ_LEVEL);
 	}
@@ -74,7 +76,7 @@ void __init init_ISA_irqs(void)
 
 void __init init_IRQ(void)
 {
-	int i;
+	int i, nr_legacy;
 
 	/*
 	 * On cpu 0, Assign ISA_IRQ_VECTOR(irq) to IRQ 0..15.
@@ -84,7 +86,10 @@ void __init init_IRQ(void)
 	 * then this vector space can be freed and re-used dynamically as the
 	 * irq's migrate etc.
 	 */
-	for (i = 0; i < nr_legacy_irqs(); i++)
+
+	nr_legacy = nr_legacy_irqs();
+
+	for (i = 0; i < nr_legacy; i++)
 		per_cpu(vector_irq, 0)[ISA_IRQ_VECTOR(i)] = irq_to_desc(i);
 
 	BUG_ON(irq_init_percpu_irqstack(smp_processor_id()));
@@ -94,6 +99,7 @@ void __init init_IRQ(void)
 
 void __init native_init_IRQ(void)
 {
+	int nr_legacy;
 	/* Execute any quirks before the call gates are initialised: */
 	x86_init.irqs.pre_vector_init();
 
@@ -106,7 +112,9 @@ void __init native_init_IRQ(void)
 
 	lapic_assign_system_vectors();
 
-	if (!acpi_ioapic && !of_ioapic && nr_legacy_irqs()) {
+	nr_legacy = nr_legacy_irqs();
+
+	if (!acpi_ioapic && !of_ioapic && nr_legacy) {
 		/* IRQ2 is cascade interrupt to second interrupt controller */
 		if (request_irq(2, no_action, IRQF_NO_THREAD, "cascade", NULL))
 			pr_err("%s: request_irq() failed\n", "cascade");
-- 
2.34.1


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ