[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20251103052618.586763-1-anshuman.khandual@arm.com>
Date: Mon, 3 Nov 2025 05:26:12 +0000
From: Anshuman Khandual <anshuman.khandual@....com>
To: linux-arm-kernel@...ts.infradead.org
Cc: Anshuman Khandual <anshuman.khandual@....com>,
Catalin Marinas <catalin.marinas@....com>,
Will Deacon <will@...nel.org>,
Ryan Roberts <ryan.roberts@....com>,
Ard Biesheuvel <ardb@...nel.org>,
linux-kernel@...r.kernel.org
Subject: [PATCH 0/6] arm64/mm: TTBRx_EL1 related changes
This series contains some TTBRx_EL1 related changes, aimed at standardizing
TTBRx_EL1 register field accesses via tools sysreg format and also explains
52 PA specific handling methods via a new macro along with in code comments
This series applies on v6.18-rc4
Cc: Catalin Marinas <catalin.marinas@....com>
Cc: Will Deacon <will@...nel.org>
Cc: Ryan Roberts <ryan.roberts@....com>
Cc: Ard Biesheuvel <ardb@...nel.org>
Cc: linux-arm-kernel@...ts.infradead.org
Cc: linux-kernel@...r.kernel.org
Anshuman Khandual (6):
arm64/mm: Directly use TTBRx_EL1_ASID_MASK
arm64/mm: Directly use TTBRx_EL1_CnP
arm64/mm: Represent TTBR_BADDR_MASK_52 with TTBRx_EL1_BADDR_MASK
arm64/mm: Ensure correct 48 bit PA gets into TTBRx_EL1
arm64/mm: Describe 52 PA folding into TTBRx_EL1
arm64/mm: Describe TTBR1_BADDR_4852_OFFSET
arch/arm64/include/asm/asm-uaccess.h | 2 +-
arch/arm64/include/asm/assembler.h | 3 ++-
arch/arm64/include/asm/mmu_context.h | 2 +-
arch/arm64/include/asm/pgtable-hwdef.h | 23 ++++++++++++++++++++---
arch/arm64/include/asm/pgtable.h | 5 +++--
arch/arm64/include/asm/uaccess.h | 6 +++---
arch/arm64/kernel/entry.S | 2 +-
arch/arm64/kernel/mte.c | 4 ++--
arch/arm64/mm/context.c | 8 ++++----
arch/arm64/mm/mmu.c | 2 +-
10 files changed, 38 insertions(+), 19 deletions(-)
--
2.30.2
Powered by blists - more mailing lists