[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <47b3e8ba-bc95-41ce-be0a-ddfd1323bab3@intel.com>
Date: Tue, 4 Nov 2025 06:26:58 -0800
From: Dave Hansen <dave.hansen@...el.com>
To: Xie Yuanbin <xieyuanbin1@...wei.com>, david@...hat.com, bp@...en8.de,
tglx@...utronix.de, mingo@...hat.com, dave.hansen@...ux.intel.com,
hpa@...or.com, akpm@...ux-foundation.org, lorenzo.stoakes@...cle.com,
Liam.Howlett@...cle.com, vbabka@...e.cz, rppt@...nel.org, surenb@...gle.com,
mhocko@...e.com, linmiaohe@...wei.com, nao.horiguchi@...il.com,
luto@...nel.org, peterz@...radead.org, tony.luck@...el.com
Cc: x86@...nel.org, linux-kernel@...r.kernel.org, linux-mm@...ck.org,
linux-edac@...r.kernel.org, will@...nel.org, liaohua4@...wei.com,
lilinjie8@...wei.com
Subject: Re: [PATCH v2 0/2] x86/mm: support memory-failure on 32-bits with
SPARSEMEM
On 11/3/25 23:23, Xie Yuanbin wrote:
> Memory bit flips are among the most common hardware errors in the server
> and embedded fields, many hardware components have memory verification
> mechanisms, for example ECC. When an error is detected, some hardware or
> architectures report the information to software (OS/BIOS), for example,
> the MCE (Machine Check Exception) on x86.
>
> Common errors include CE (Correctable Errors) and UE (Uncorrectable
> Errors). When the kernel receives memory error information, if it has the
> memory-failure feature, it can better handle memory errors without reboot.
> For example, kernel can attempt to offline the affected memory by
> migrating it or killing the process. Therefore, this feature is widely
> used in servers and embedded fields.
>
> For historical versions, memory-failure cannot be enabled with x86_32 &&
> SPARSEMEM because the number of page-flags are insufficient. However, this
> issue has been resolved in the current version, and this patch will allow
> SPARSEMEM and memory-failure to be enabled together on x86_32.
>
> By the way, due to increased demand, DRAM prices have recently
> skyrocketed, making memory-failure potentially even more valuable in the
> coming years.
Which LLM generated that for you, btw?
I wanted to know _specifically_ what kind of hardware or 32-bit
environment you wanted to support with this series, though.
Powered by blists - more mailing lists