[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID:
<TYYPR01MB10512CC2881708C2F574A631585C5A@TYYPR01MB10512.jpnprd01.prod.outlook.com>
Date: Wed, 5 Nov 2025 10:01:43 +0000
From: Cosmin-Gabriel Tanislav <cosmin-gabriel.tanislav.xa@...esas.com>
To: Cosmin-Gabriel Tanislav <cosmin-gabriel.tanislav.xa@...esas.com>
CC: Fabrizio Castro <fabrizio.castro.jz@...esas.com>, Mark Brown
<broonie@...nel.org>, Rob Herring <robh@...nel.org>, Krzysztof Kozlowski
<krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>, Geert Uytterhoeven
<geert+renesas@...der.be>, magnus.damm <magnus.damm@...il.com>, Michael
Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...nel.org>, Philipp
Zabel <p.zabel@...gutronix.de>, "linux-spi@...r.kernel.org"
<linux-spi@...r.kernel.org>, "linux-renesas-soc@...r.kernel.org"
<linux-renesas-soc@...r.kernel.org>, "devicetree@...r.kernel.org"
<devicetree@...r.kernel.org>, "linux-kernel@...r.kernel.org"
<linux-kernel@...r.kernel.org>, "linux-clk@...r.kernel.org"
<linux-clk@...r.kernel.org>
Subject: RE: [PATCH 00/14] Add RSPI support for RZ/T2H and RZ/N2H
> -----Original Message-----
> From: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@...esas.com>
> Sent: Wednesday, November 5, 2025 11:14 AM
> Cc: Fabrizio Castro <fabrizio.castro.jz@...esas.com>; Mark Brown <broonie@...nel.org>; Rob Herring
> <robh@...nel.org>; Krzysztof Kozlowski <krzk+dt@...nel.org>; Conor Dooley <conor+dt@...nel.org>; Geert
> Uytterhoeven <geert+renesas@...der.be>; magnus.damm <magnus.damm@...il.com>; Michael Turquette
> <mturquette@...libre.com>; Stephen Boyd <sboyd@...nel.org>; Philipp Zabel <p.zabel@...gutronix.de>;
> linux-spi@...r.kernel.org; linux-renesas-soc@...r.kernel.org; devicetree@...r.kernel.org; linux-
> kernel@...r.kernel.org; linux-clk@...r.kernel.org; Cosmin-Gabriel Tanislav <cosmin-
> gabriel.tanislav.xa@...esas.com>
> Subject: [PATCH 00/14] Add RSPI support for RZ/T2H and RZ/N2H
>
> Compared to the previously supported RZ/V2H, the Renesas RZ/T2H
> (R9A09G077) and RZ/N2H (R9A09G087) SoCs have a smaller FIFO, no resets,
> and only two clocks: PCLKSPIn and PCLK. PCLKSPIn, being the clock from
> which the SPI transfer clock is generated, is the equivalent of the TCLK
> from V2H. They also support generating the SPI transfer clock from PCLK.
>
> V2:
> * fix missing unwind goto quit_resets
> * add resets: false and reset-names: false
>
I missed bumping the patch version... I'll resend.
> Cosmin Tanislav (14):
> clk: renesas: r9a09g077: add SPI module clocks
> spi: rzv2h-rspi: make resets optional
> spi: rzv2h-rspi: make FIFO size chip-specific
> spi: rzv2h-rspi: make clocks chip-specific
> spi: rzv2h-rspi: move register writes out of rzv2h_rspi_setup_clock()
> spi: rzv2h-rspi: avoid recomputing transfer frequency
> spi: rzv2h-rspi: make transfer clock rate finding chip-specific
> spi: rzv2h-rspi: add support for using PCLK for transfer clock
> spi: rzv2h-rspi: add support for variable transfer clock
> spi: rzv2h-rspi: add support for loopback mode
> dt-bindings: spi: renesas,rzv2h-rspi: document RZ/T2H and RZ/N2H
> spi: rzv2h-rspi: add support for RZ/T2H and RZ/N2H
> arm64: dts: renesas: r9a09g077: Add SPIs support
> arm64: dts: renesas: r9a09g087: Add SPIs support
>
> .../bindings/spi/renesas,rzv2h-rspi.yaml | 65 +++-
> arch/arm64/boot/dts/renesas/r9a09g077.dtsi | 72 ++++
> arch/arm64/boot/dts/renesas/r9a09g087.dtsi | 72 ++++
> drivers/clk/renesas/r9a09g077-cpg.c | 22 ++
> drivers/spi/spi-rzv2h-rspi.c | 339 +++++++++++++++---
> 5 files changed, 501 insertions(+), 69 deletions(-)
>
> --
> 2.51.2
Powered by blists - more mailing lists