[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <f435dac0-eb2c-407a-a01e-767addc667b8@linux.alibaba.com>
Date: Fri, 7 Nov 2025 14:43:35 +0800
From: Baolin Wang <baolin.wang@...ux.alibaba.com>
To: Enlin Mu <enlin.mu@...ux.dev>, cixi.geng@...ux.dev,
daniel.lezcano@...aro.org, tglx@...utronix.de, orsonzhai@...il.com,
zhang.lyra@...il.com, linux-kernel@...r.kernel.org, enlin.mu@...soc.com
Subject: Re: [PATCH V2] clocksource/drivers/sprd: Enable register for timer
counter from 32 bit to 64 bit
On 2025/11/6 10:18, Enlin Mu wrote:
> From: Enlin Mu <enlin.mu@...soc.com>
>
> Using 32 bit for suspend compensation, the max compensation time is 36
> hours(working clock is 32k).In some IOT devices, the suspend time may
> be long, even exceeding 36 hours. Therefore, a 64 bit timer counter
> is needed for counting.
>
> Signed-off-by: Enlin Mu <enlin.mu@...soc.com>
> ---
LGTM.
Reviewed-by: Baolin Wang <baolin.wang@...ux.alibaba.com>
Powered by blists - more mailing lists