lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20251108-jh7110-clean-send-v1-2-06bf43bb76b1@samsung.com>
Date: Sat, 08 Nov 2025 02:04:36 +0100
From: Michal Wilczynski <m.wilczynski@...sung.com>
To: Michal Wilczynski <m.wilczynski@...sung.com>,  Conor Dooley
	<conor@...nel.org>, Rob Herring <robh@...nel.org>,  Krzysztof Kozlowski
	<krzk+dt@...nel.org>,  Emil Renner Berthing <kernel@...il.dk>,  Hal Feng
	<hal.feng@...rfivetech.com>,  Michael Turquette <mturquette@...libre.com>, 
	Stephen Boyd <sboyd@...nel.org>, Conor Dooley <conor+dt@...nel.org>,  Xingyu
	Wu <xingyu.wu@...rfivetech.com>, Vinod Koul <vkoul@...nel.org>,  Kishon
	Vijay Abraham I <kishon@...nel.org>,  Andrzej Hajda
	<andrzej.hajda@...el.com>,  Neil Armstrong <neil.armstrong@...aro.org>,
	Robert Foss <rfoss@...nel.org>,  Laurent Pinchart
	<Laurent.pinchart@...asonboard.com>,  Jonas Karlman <jonas@...boo.se>,
	Jernej Skrabec <jernej.skrabec@...il.com>,  David Airlie
	<airlied@...il.com>, Simona Vetter <simona@...ll.ch>,  Maarten Lankhorst
	<maarten.lankhorst@...ux.intel.com>,  Maxime Ripard <mripard@...nel.org>,
	Thomas Zimmermann <tzimmermann@...e.de>,  Lee Jones <lee@...nel.org>,
	Philipp Zabel <p.zabel@...gutronix.de>,  Paul Walmsley
	<paul.walmsley@...ive.com>,  Palmer Dabbelt <palmer@...belt.com>, Albert Ou
	<aou@...s.berkeley.edu>,  Alexandre Ghiti <alex@...ti.fr>,  Marek Szyprowski
	<m.szyprowski@...sung.com>, Icenowy Zheng <uwu@...nowy.me>,  Maud Spierings
	<maudspierings@...ontroll.com>, Andy Yan <andyshrk@....com>,  Heiko Stuebner
	<heiko@...ech.de>
Cc: devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
	linux-clk@...r.kernel.org, linux-phy@...ts.infradead.org, 
	dri-devel@...ts.freedesktop.org, linux-riscv@...ts.infradead.org
Subject: [PATCH RFC 02/13] dt-bindings: clock: jh7110: Make power-domain
 optional

The voutcrg (Video Output Clock Generator) hardware resides within
the PD_VOUT power domain. In the new display subsystem model,
this power domain is managed by the top-level 'vout-subsystem'
parent driver.

Because the parent driver now handles power management, the voutcrg
node in the device tree no longer needs a 'power-domains' property.
This patch updates the voutcrg binding to reflect this by removing
'power-domains' from the list of required properties.

This fixes a dtbs_check warning that would be triggered by the
updated device tree.

Signed-off-by: Michal Wilczynski <m.wilczynski@...sung.com>
---
 Documentation/devicetree/bindings/clock/starfive,jh7110-voutcrg.yaml | 1 -
 1 file changed, 1 deletion(-)

diff --git a/Documentation/devicetree/bindings/clock/starfive,jh7110-voutcrg.yaml b/Documentation/devicetree/bindings/clock/starfive,jh7110-voutcrg.yaml
index af77bd8c86b12e667b79ffbaeae5f8a82e6d3f37..deff69037e5072002e06aa5a899f4488b7264f47 100644
--- a/Documentation/devicetree/bindings/clock/starfive,jh7110-voutcrg.yaml
+++ b/Documentation/devicetree/bindings/clock/starfive,jh7110-voutcrg.yaml
@@ -61,7 +61,6 @@ required:
   - resets
   - '#clock-cells'
   - '#reset-cells'
-  - power-domains
 
 additionalProperties: false
 

-- 
2.34.1


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ