lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <aRGORMJwvORUPOMp@yilunxu-OptiPlex-7050>
Date: Mon, 10 Nov 2025 15:03:32 +0800
From: Xu Yilun <yilun.xu@...ux.intel.com>
To: Andy Shevchenko <andriy.shevchenko@...ux.intel.com>
Cc: Xu Yilun <yilun.xu@...el.com>, linux-fpga@...r.kernel.org,
	linux-kernel@...r.kernel.org, Moritz Fischer <mdf@...nel.org>,
	Tom Rix <trix@...hat.com>
Subject: Re: [PATCH v3 1/1] fpga: altera-cvp: Use pci_find_vsec_capability()
 when probing FPGA device

On Sun, Nov 09, 2025 at 09:16:37PM +0100, Andy Shevchenko wrote:
> Currently altera_cvp_probe() open-codes pci_find_vsec_capability().
> Refactor the former to use the latter.
> 
> With that done:
> - use the VSEC ID as per datasheet [1]
> - update the error message accordingly
> 
> Link: https://www.intel.com/content/www/us/en/docs/programmable/683763/23-1/vendor-specific-header-register.html [1]

Thanks for the Doc. It's clear now.

Reviewed-by: Xu Yilun <yilun.xu@...el.com>

Applied to for-next

> Signed-off-by: Andy Shevchenko <andriy.shevchenko@...ux.intel.com>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ