linux-kernel - Re: [PATCH net-next 1/2] dt-bindings: net: pcs: renesas,rzn1-miic: Add renesas,miic-phylink-active-low property

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <de098757-2088-4b34-8a9a-407f9487991c@lunn.ch>
Date: Wed, 12 Nov 2025 21:57:52 +0100
From: Andrew Lunn <andrew@...n.ch>
To: Prabhakar <prabhakar.csengg@...il.com>
Cc: Clément Léger <clement.leger@...tlin.com>,
	Andrew Lunn <andrew+netdev@...n.ch>,
	"David S. Miller" <davem@...emloft.net>,
	Eric Dumazet <edumazet@...gle.com>,
	Jakub Kicinski <kuba@...nel.org>, Paolo Abeni <pabeni@...hat.com>,
	Rob Herring <robh@...nel.org>,
	Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Conor Dooley <conor+dt@...nel.org>,
	Heiner Kallweit <hkallweit1@...il.com>,
	Russell King <linux@...linux.org.uk>,
	Geert Uytterhoeven <geert+renesas@...der.be>,
	Magnus Damm <magnus.damm@...il.com>,
	linux-renesas-soc@...r.kernel.org, netdev@...r.kernel.org,
	devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
	Biju Das <biju.das.jz@...renesas.com>,
	Fabrizio Castro <fabrizio.castro.jz@...esas.com>,
	Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
Subject: Re: [PATCH net-next 1/2] dt-bindings: net: pcs: renesas,rzn1-miic:
 Add renesas,miic-phylink-active-low property

On Wed, Nov 12, 2025 at 08:19:36PM +0000, Prabhakar wrote:
> From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
> 
> Add the boolean DT property `renesas,miic-phylink-active-low` to the RZN1
> MIIC binding schema. This property allows configuring the active level
> of the PHY-link signals used by the Switch, EtherCAT, and SERCOS III
> interfaces.
> 
> The signal polarity is controlled by fields in the MIIC_PHYLINK register:
>   - SWLNK[3:0]: configures the Switch interface link signal level
>       0 - Active High
>       1 - Active Low
>   - CATLNK[6:4]: configures the EtherCAT interface link signal level
>       0 - Active Low
>       1 - Active High
>   - S3LNK[9:8]: configures the SERCOS III interface link signal level
>       0 - Active Low
>       1 - Active High
> 
> When the `renesas,miic-phylink-active-low` property is present, the
> PHY-link signal is configured as active-low. When omitted, the signal
> defaults to active-high.

Sorry, but i asked in a previous version, what is phy-link? You still
don't explain what this signal is. phylib/phylink tells you about the
link state, if there is a link partner, what link speed has been
negotiated, duplex, pause etc. What does this signal indicate?

	Andrew