[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <b55d94f2-6b79-407f-af58-b9847db3c9a2@kernel.org>
Date: Wed, 12 Nov 2025 09:10:07 +0100
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Douglas Anderson <dianders@...omium.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley
<conor+dt@...nel.org>, Peter Griffin <peter.griffin@...aro.org>,
André Draszik <andre.draszik@...aro.org>,
Tudor Ambarus <tudor.ambarus@...aro.org>
Cc: linux-samsung-soc@...r.kernel.org, Roy Luo <royluo@...gle.com>,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
Chen-Yu Tsai <wenst@...omium.org>, Julius Werner <jwerner@...omium.org>,
William McVicker <willmcvicker@...gle.com>,
Alexandre Belloni <alexandre.belloni@...tlin.com>,
Arnd Bergmann <arnd@...db.de>, Catalin Marinas <catalin.marinas@....com>,
Drew Fustini <fustini@...nel.org>, Linus Walleij <linus.walleij@...aro.org>,
Will Deacon <will@...nel.org>, linux-kernel@...r.kernel.org,
soc@...ts.linux.dev
Subject: Re: [PATCH 3/4] arm64: dts: google: Add dts directory for
Google-designed silicon
On 11/11/2025 20:22, Douglas Anderson wrote:
> The first four Google Tensor SoCs were offshoots of Samsung Exynos
> SoCs and their device trees were organized under the "exynos/google"
> directory. Starting with the Google Tensor G5 SoC in Pixel 10 phones,
> Google Tensor SoCs are now of Google's own design. Add a location in
> the tree to store these device tree files.
>
> Signed-off-by: Douglas Anderson <dianders@...omium.org>
> ---
>
> MAINTAINERS | 1 +
> arch/arm64/Kconfig.platforms | 6 ++++++
> arch/arm64/boot/dts/Makefile | 1 +
> arch/arm64/boot/dts/google/Makefile | 1 +
> 4 files changed, 9 insertions(+)
> create mode 100644 arch/arm64/boot/dts/google/Makefile
>
> diff --git a/MAINTAINERS b/MAINTAINERS
> index ddecf1ef3bed..f73a247ec61c 100644
> --- a/MAINTAINERS
> +++ b/MAINTAINERS
> @@ -10606,6 +10606,7 @@ C: irc://irc.oftc.net/pixel6-kernel-dev
> F: Documentation/devicetree/bindings/clock/google,gs101-clock.yaml
> F: Documentation/devicetree/bindings/soc/google/google,gs101-pmu-intr-gen.yaml
> F: arch/arm64/boot/dts/exynos/google/
> +F: arch/arm64/boot/dts/google/
> F: drivers/clk/samsung/clk-gs101.c
> F: drivers/phy/samsung/phy-gs101-ufs.c
> F: include/dt-bindings/clock/google,gs101.h
I am fine with this but also please consider having separate maintainers
entry, because, as you said, this is a completely different SoC.
In any case, up to you folks.
> diff --git a/arch/arm64/Kconfig.platforms b/arch/arm64/Kconfig.platforms
> index 13173795c43d..044af9a3b45f 100644
> --- a/arch/arm64/Kconfig.platforms
> +++ b/arch/arm64/Kconfig.platforms
> @@ -138,6 +138,12 @@ config ARCH_EXYNOS
> help
> This enables support for ARMv8 based Samsung Exynos SoC family.
>
> +config ARCH_GOOGLE
> + bool "Google-Designed SoC family"
> + help
> + This enables support for Google Tensor chips starting at the
> + Google Tensor G5.
> +
> config ARCH_K3
> bool "Texas Instruments Inc. K3 multicore SoC architecture"
> select SOC_TI
> diff --git a/arch/arm64/boot/dts/Makefile b/arch/arm64/boot/dts/Makefile
> index b0844404eda1..b4b5023d61d2 100644
> --- a/arch/arm64/boot/dts/Makefile
> +++ b/arch/arm64/boot/dts/Makefile
> @@ -17,6 +17,7 @@ subdir-y += cavium
> subdir-y += cix
> subdir-y += exynos
> subdir-y += freescale
> +subdir-y += google
> subdir-y += hisilicon
> subdir-y += intel
> subdir-y += lg
> diff --git a/arch/arm64/boot/dts/google/Makefile b/arch/arm64/boot/dts/google/Makefile
> new file mode 100644
> index 000000000000..a6b187e2d631
> --- /dev/null
> +++ b/arch/arm64/boot/dts/google/Makefile
> @@ -0,0 +1 @@
> +# SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
Drop the '+' in GPL license.
Best regards,
Krzysztof
Powered by blists - more mailing lists