| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20251113014656.2605447-1-samuel.holland@sifive.com> Date: Wed, 12 Nov 2025 17:45:13 -0800 From: Samuel Holland <samuel.holland@...ive.com> To: Palmer Dabbelt <palmer@...belt.com>, Paul Walmsley <pjw@...nel.org>, linux-riscv@...ts.infradead.org, Andrew Morton <akpm@...ux-foundation.org>, David Hildenbrand <david@...hat.com>, linux-mm@...ck.org Cc: devicetree@...r.kernel.org, Suren Baghdasaryan <surenb@...gle.com>, linux-kernel@...r.kernel.org, Mike Rapoport <rppt@...nel.org>, Michal Hocko <mhocko@...e.com>, Conor Dooley <conor@...nel.org>, Lorenzo Stoakes <lorenzo.stoakes@...cle.com>, Krzysztof Kozlowski <krzk+dt@...nel.org>, Alexandre Ghiti <alex@...ti.fr>, Emil Renner Berthing <kernel@...il.dk>, Rob Herring <robh+dt@...nel.org>, Vlastimil Babka <vbabka@...e.cz>, "Liam R . Howlett" <Liam.Howlett@...cle.com>, Samuel Holland <samuel.holland@...ive.com>, Andy Whitcroft <apw@...onical.com>, Dwaipayan Ray <dwaipayanray1@...il.com>, Joe Perches <joe@...ches.com>, Julia Lawall <Julia.Lawall@...ia.fr>, Lukas Bulwahn <lukas.bulwahn@...il.com>, Nicolas Palix <nicolas.palix@...g.fr> Subject: [PATCH v3 00/22] riscv: Memory type control for platforms with physical memory aliases On some RISC-V platforms, including StarFive JH7100 and ESWIN EIC7700, DRAM is mapped to multiple physical address ranges, with each alias having a different set of statically-determined Physical Memory Attributes (PMAs), such as cacheability. Software can alter the PMAs for a page by selecting a PFN from the corresponding physical address range. On these platforms, this is the only way to allocate noncached memory for use with noncoherent DMA. These physical memory aliases are only visible to architecture code. Generic MM code only ever sees the primary (cacheable) alias. The major change from v1 of this series is that I was asked to move the hooks from pfn_pXX()/pXX_pfn() to set_pXX()/pXXp_get(). - Patches 1-10 ensure that architecture-specific code that hooks page table reads and writes is always called, and the calls are balanced. - Patches 11-14 refactor existing platform-specific memory type support to be modeled as variants on top of the standard Svpbmt extension, and apply the memory type transformation during PTE reads/writes. - Patches 15-20 add a new DT binding to describe physical memory regions, and implement a new memory type variant that transforms the PFN to use the desired alias when reading/writing page tables. - Patches 21-22 enable this new memory type variant on StarFive JH7100 and ESWIN EIC7700. I have boot-tested this series and tested DMA on SoCs with each of the four ways to select a memory type: SiFive FU740 (none), SiFive P470-based SoC (Svpbmt), Allwinner D1 (XTheadMae), StarFive JH7100 (aliases), and ESWIN EIC7700 (aliases). Here is some basic `perf benchmark` data comparing relative performance between v6.17 and either the generic MM changes or the whole series: Test | Scenario | FU740 | P470 | D1 | EIC7700 ============================================================= syscall | patch 1-10 | +3.17% | +0.89% | +2.60% | +0.68% basic | series | -2.52% | -1.41% | +1.37% | -0.64% ------------------------------------------------------------- syscall | patch 1-10 | +0.17% | -0.57% | +2.79% | -1.12% fork | series | -1.31% | -5.91% | -1.50% | -2.73% ------------------------------------------------------------- syscall | patch 1-10 | -0.24% | -0.30% | +2.76% | +1.32% execve | series | -1.65% | -4.82% | -1.38% | -0.66% ------------------------------------------------------------- sched | patch 1-10 | +1.54% | -5.76% | -5.09% | -1.04% messaging | series | +0.66% | +2.00% | +1.40% | +1.97% ------------------------------------------------------------- The benchmark results are stable within each machine, and the same binary was used on all machines. I would have expected the preparatory changes (patch 1-10) to hurt performance somewhat, due to READ_ONCE/ WRITE_ONCE generating additional loads/stores, but surprisingly performance was improved in some cases. The variation across machines in response to the entire series is expected, as each of these machines gets a different version of the alternative block. Changes in v3: - Use upstream commit/patch for Anshuman Khandual's changes - Rebased on top of torvalds/master (v6.18-rc5+) - Add a checkpatch rule to warn on page table pointer dereference - Select DMA_DIRECT_REMAP when any memory type extension is enabled - Split PMR_IS_ALIAS flag from PMR_ALIAS_MASK number - Add "model" property to DT binding example to fix validation - Fix the logic to allow an alias to be paired with region entry 0 - Fix the entry number of the paired region in the DT - Keep the ERRATA_STARFIVE_JH7100 option but update its description - CC all core MM reviewers Changes in v2: - Keep Kconfig options for each PBMT variant separate/non-overlapping - Move fixup code sequences to set_pXX() and pXXp_get() - Only define ALT_UNFIX_MT in configurations that need it - Improve inline documentation of ALT_FIXUP_MT/ALT_UNFIX_MT - Fix erroneously-escaped newline in assembly ALTERNATIVE_CFG_3 macro - Remove references to Physical Address Width (no longer part of Smmpt) - Remove special first entry from the list of physical memory regions - Fix compatible string in DT binding example - Put new code behind a new Kconfig option RISCV_ISA_XLINUXMEMALIAS - Document the calling convention of riscv_fixup/unfix_memory_alias() - Do not transform !pte_present() (e.g. swap) PTEs - Export riscv_fixup/unfix_memory_alias() to fix module compilation - Move the JH7100 DT changes from jh7100-common.dtsi to jh7100.dtsi - Keep RISCV_DMA_NONCOHERENT and RISCV_NONSTANDARD_CACHE_OPS selected Anshuman Khandual (4): mm/ptdump: replace READ_ONCE() with standard page table accessors mm: replace READ_ONCE() with standard page table accessors mm/dirty: replace READ_ONCE() with pudp_get() perf/events: replace READ_ONCE() with standard page table accessors Samuel Holland (18): mm: Move the fallback definitions of pXXp_get() mm: Always use page table accessor functions checkpatch: Warn on page table access without accessors mm: Allow page table accessors to be non-idempotent riscv: hibernate: Replace open-coded pXXp_get() riscv: mm: Always use page table accessor functions riscv: mm: Simplify set_p4d() and set_pgd() riscv: mm: Deduplicate _PAGE_CHG_MASK definition riscv: ptdump: Only show N and MT bits when enabled in the kernel riscv: mm: Fix up memory types when writing page tables riscv: mm: Expose all page table bits to assembly code riscv: alternative: Add an ALTERNATIVE_3 macro riscv: alternative: Allow calls with alternate link registers riscv: Fix logic for selecting DMA_DIRECT_REMAP dt-bindings: riscv: Describe physical memory regions riscv: mm: Use physical memory aliases to apply PMAs riscv: dts: starfive: jh7100: Use physical memory ranges for DMA riscv: dts: eswin: eic7700: Use physical memory ranges for DMA .../bindings/riscv/physical-memory.yaml | 92 +++++++ arch/riscv/Kconfig | 19 +- arch/riscv/Kconfig.errata | 11 +- arch/riscv/Kconfig.socs | 4 + arch/riscv/boot/dts/eswin/eic7700.dtsi | 5 + .../boot/dts/starfive/jh7100-common.dtsi | 24 -- arch/riscv/boot/dts/starfive/jh7100.dtsi | 4 + arch/riscv/include/asm/alternative-macros.h | 45 +++- arch/riscv/include/asm/errata_list.h | 45 ---- arch/riscv/include/asm/hwcap.h | 1 + arch/riscv/include/asm/pgtable-32.h | 17 +- arch/riscv/include/asm/pgtable-64.h | 228 +++++++++++++----- arch/riscv/include/asm/pgtable-bits.h | 43 +++- arch/riscv/include/asm/pgtable.h | 67 ++--- arch/riscv/kernel/alternative.c | 4 +- arch/riscv/kernel/cpufeature.c | 6 + arch/riscv/kernel/hibernate.c | 18 +- arch/riscv/kernel/setup.c | 1 + arch/riscv/kvm/gstage.c | 6 +- arch/riscv/mm/Makefile | 1 + arch/riscv/mm/init.c | 68 +++--- arch/riscv/mm/memory-alias.S | 123 ++++++++++ arch/riscv/mm/pgtable.c | 114 +++++++-- arch/riscv/mm/ptdump.c | 16 +- fs/dax.c | 4 +- fs/proc/task_mmu.c | 27 ++- fs/userfaultfd.c | 6 +- include/dt-bindings/riscv/physical-memory.h | 45 ++++ include/linux/huge_mm.h | 8 +- include/linux/mm.h | 14 +- include/linux/pgtable.h | 112 ++++----- kernel/events/core.c | 8 +- mm/damon/vaddr.c | 2 +- mm/debug_vm_pgtable.c | 4 +- mm/filemap.c | 6 +- mm/gup.c | 37 +-- mm/hmm.c | 2 +- mm/huge_memory.c | 90 +++---- mm/hugetlb.c | 10 +- mm/hugetlb_vmemmap.c | 4 +- mm/kasan/init.c | 39 +-- mm/kasan/shadow.c | 12 +- mm/khugepaged.c | 10 +- mm/ksm.c | 2 +- mm/madvise.c | 8 +- mm/mapping_dirty_helpers.c | 2 +- mm/memory-failure.c | 14 +- mm/memory.c | 80 +++--- mm/mempolicy.c | 4 +- mm/migrate.c | 4 +- mm/migrate_device.c | 10 +- mm/mlock.c | 6 +- mm/mprotect.c | 4 +- mm/mremap.c | 30 +-- mm/page_table_check.c | 7 +- mm/page_vma_mapped.c | 6 +- mm/pagewalk.c | 14 +- mm/percpu.c | 8 +- mm/pgalloc-track.h | 8 +- mm/pgtable-generic.c | 25 +- mm/ptdump.c | 10 +- mm/rmap.c | 8 +- mm/sparse-vmemmap.c | 10 +- mm/userfaultfd.c | 10 +- mm/vmalloc.c | 49 ++-- mm/vmscan.c | 16 +- scripts/checkpatch.pl | 7 + 67 files changed, 1129 insertions(+), 615 deletions(-) create mode 100644 Documentation/devicetree/bindings/riscv/physical-memory.yaml create mode 100644 arch/riscv/mm/memory-alias.S create mode 100644 include/dt-bindings/riscv/physical-memory.h -- 2.47.2 base-commit: 24172e0d79900908cf5ebf366600616d29c9b417 branch: up/dma-alias
Powered by blists - more mailing lists