linux-kernel - Re: [PATCH v2 3/3] arm64: dts: realtek: Add Kent SoC and EVB device trees

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <34ae22a3-2939-47b2-85f9-9d7734111890@kernel.org>
Date: Thu, 13 Nov 2025 20:39:33 +0100
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Yu-Chun Lin <eleanor.lin@...ltek.com>, afaerber@...e.de, robh@...nel.org,
 krzk+dt@...nel.org, conor+dt@...nel.org, lee@...nel.org,
 james.tai@...ltek.com
Cc: linux-arm-kernel@...ts.infradead.org,
 linux-realtek-soc@...ts.infradead.org, devicetree@...r.kernel.org,
 linux-kernel@...r.kernel.org, cy.huang@...ltek.com, stanley_chang@...ltek.com
Subject: Re: [PATCH v2 3/3] arm64: dts: realtek: Add Kent SoC and EVB device
 trees

On 13/11/2025 13:30, Yu-Chun Lin wrote:
> +
> +	soc@0 {
> +		compatible = "simple-bus";
> +		ranges = <0x0 0x0 0x0 0x40000>, /* boot code */
> +			 <0x98000000 0x0 0x98000000 0xef0000>, /* rbus */
> +			 <0xa0000000 0x0 0xa0000000 0x10000000>, /* PCIE */
> +			 <0xff000000 0x0 0xff000000 0x200000>; /* GIC */
> +		#address-cells = <1>;
> +		#size-cells = <1>;
> +
> +		rbus: bus@...00000 {
> +			compatible = "simple-bus";
> +			ranges = <0x0 0x98000000 0xef0000>,
> +				 <0xa0000000 0xa0000000 0x10000000>; /* PCIE */
> +			#address-cells = <1>;
> +			#size-cells = <1>;
> +
> +			iso: syscon@...0 {
> +				compatible = "realtek,misc", "syscon", "simple-mfd";

No, you just said "misc" is not part of the soc, right? I asked last
time and since you now send the same, so clearly you intentionally claim
this is not part of a SoC... Please just read writing bindings first.

> +				reg = <0x7000 0x1000>;
> +				ranges = <0x0 0x7000 0x1000>;
> +				#address-cells = <1>;
> +				#size-cells = <1>;
> +
> +				uart0: serial@800 {
> +					compatible = "snps,dw-apb-uart";
> +					reg = <0x800 0x100>;
> +					clock-frequency = <432000000>;
> +					interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
> +					reg-io-width = <4>;
> +					reg-shift = <2>;
> +					status = "disabled";
> +				};
> +			};
> +		};
> +


Best regards,
Krzysztof