[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20251116-sdm660-mdss-reset-v2-2-6219bec0a97f@postmarketos.org>
Date: Sun, 16 Nov 2025 04:12:34 +0300
From: Alexey Minnekhanov <alexeymin@...tmarketos.org>
To: Bjorn Andersson <andersson@...nel.org>, Stephen Boyd <sboyd@...nel.org>,
Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Konrad Dybcio <konradybcio@...nel.org>
Cc: linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
stable@...r.kernel.org, ~postmarketos/upstreaming@...ts.sr.ht,
Alexey Minnekhanov <alexeymin@...tmarketos.org>
Subject: [PATCH v2 2/3] clk: qcom: mmcc-sdm660: Add missing MDSS reset
Add offset for display subsystem reset in multimedia clock controller
block, which is necessary to reset display when there is some
configuration in display controller left by previous stock (Android)
bootloader to provide continuous splash functionaluty.
Before 6.17 power domains were turned off for long enough to clear
registers, now this is not the case and a proper reset is needed to
have functioning display.
Fixes: 0e789b491ba0 ("pmdomain: core: Leave powered-on genpds on until sync_state")
Cc: <stable@...r.kernel.org> # 6.17
Signed-off-by: Alexey Minnekhanov <alexeymin@...tmarketos.org>
---
drivers/clk/qcom/mmcc-sdm660.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/clk/qcom/mmcc-sdm660.c b/drivers/clk/qcom/mmcc-sdm660.c
index b723c536dfb6..dbd3f561dc6d 100644
--- a/drivers/clk/qcom/mmcc-sdm660.c
+++ b/drivers/clk/qcom/mmcc-sdm660.c
@@ -2781,6 +2781,7 @@ static struct gdsc *mmcc_sdm660_gdscs[] = {
};
static const struct qcom_reset_map mmcc_660_resets[] = {
+ [MDSS_BCR] = { 0x2300 },
[CAMSS_MICRO_BCR] = { 0x3490 },
};
--
2.51.0
Powered by blists - more mailing lists