[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20251119215038.GHaR47rlpLKZlu-m0y@fat_crate.local>
Date: Wed, 19 Nov 2025 22:50:38 +0100
From: Borislav Petkov <bp@...en8.de>
To: Daniel Tang <danielzgtg.opensource@...il.com>
Cc: linux-doc@...r.kernel.org, x86@...nel.org, linux-kernel@...r.kernel.org,
Ira Weiny <ira.weiny@...el.com>,
Dave Hansen <dave.hansen@...ux.intel.com>,
Babu Moger <babu.moger@....com>, Borislav Petkov <bp@...e.de>
Subject: Re: [PATCH] Documentation/protection-keys: Mark as available on AMD
On Wed, Nov 19, 2025 at 09:01:30AM -0500, Daniel Tang wrote:
> According to https://www.phoronix.com/news/AMD-PRM-PCID-PKEY .
Please don't quote some webpage but dig out the processor programming
references and find the OSPKE bit:
https://www.amd.com/en/search/documentation/hub.html#sortCriteria=%40amd_release_date%20descending&f-amd_document_type=Programmer%20References
Hint: document numbers 55898 for Zen3 and 56176 for Zen2 and you can compare
which one adds the bit, and then say which document that is.
No need to add the link to it - people can then find the document by
themselves because those vendor URLs are not stable either. :-\
> Tested on a 5900X via the program in pkeys(7) and
> `grep ospke /proc/cpuinfo`.
<-- You need to add your Signed-off-by: here.
You can check out:
https://www.kernel.org/doc/html/latest/process/submitting-patches.html
> ---
> Documentation/core-api/protection-keys.rst | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/Documentation/core-api/protection-keys.rst b/Documentation/core-api/protection-keys.rst
> index 7eb7c6023e09..59e7c178af4b 100644
> --- a/Documentation/core-api/protection-keys.rst
> +++ b/Documentation/core-api/protection-keys.rst
> @@ -11,7 +11,7 @@ application changes protection domains.
> Pkeys Userspace (PKU) is a feature which can be found on:
> * Intel server CPUs, Skylake and later
> * Intel client CPUs, Tiger Lake (11th Gen Core) and later
> - * Future AMD CPUs
> + * AMD Zen 3 and later
> * arm64 CPUs implementing the Permission Overlay Extension (FEAT_S1POE)
>
> x86_64
Thx.
--
Regards/Gruss,
Boris.
https://people.kernel.org/tglx/notes-about-netiquette
Powered by blists - more mailing lists