[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <11354064b251d01f8a0f8974c451c91d515be1a4.camel@ndufresne.ca>
Date: Fri, 21 Nov 2025 13:07:35 -0500
From: Nicolas Dufresne <nicolas@...fresne.ca>
To: ming.qian@....nxp.com, linux-media@...r.kernel.org
Cc: mchehab@...nel.org, hverkuil-cisco@...all.nl,
benjamin.gaignard@...labora.com, p.zabel@...gutronix.de,
sebastian.fricke@...labora.com, shawnguo@...nel.org,
ulf.hansson@...aro.org, s.hauer@...gutronix.de, kernel@...gutronix.de,
festevam@...il.com, linux-imx@....com, l.stach@...gutronix.de,
peng.fan@....com, eagle.zhou@....com, imx@...ts.linux.dev,
linux-pm@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH 1/2] pmdomain: imx8m-blk-ctrl: Remove separate rst and
clk mask for 8mq vpu
Hi Ming,
thanks a lot for working on this.
Le vendredi 21 novembre 2025 à 16:19 +0800, ming.qian@....nxp.com a écrit :
> From: Ming Qian <ming.qian@....nxp.com>
>
> The ADB in the VPUMIX domain has no separate reset and clock
> enable bits, but is ungated and reset together with the VPUs.
> So we can't reset G1 or G2 separately, it may led to the system hang.
> Remove rst_mask and clk_mask of imx8mq_vpu_blk_ctl_domain_data.
> Let imx8mq_vpu_power_notifier() do really vpu reset.
>
> Fixes: 608d7c325e85 ("soc: imx: imx8m-blk-ctrl: add i.MX8MQ VPU blk-ctrl")
> Signed-off-by: Ming Qian <ming.qian@....nxp.com>
> ---
> drivers/pmdomain/imx/imx8m-blk-ctrl.c | 4 ----
> 1 file changed, 4 deletions(-)
>
> diff --git a/drivers/pmdomain/imx/imx8m-blk-ctrl.c b/drivers/pmdomain/imx/imx8m-blk-ctrl.c
> index 5c83e5599f1e..1f07ff041295 100644
> --- a/drivers/pmdomain/imx/imx8m-blk-ctrl.c
> +++ b/drivers/pmdomain/imx/imx8m-blk-ctrl.c
> @@ -852,16 +852,12 @@ static const struct imx8m_blk_ctrl_domain_data imx8mq_vpu_blk_ctl_domain_data[]
> .clk_names = (const char *[]){ "g1", },
> .num_clks = 1,
> .gpc_name = "g1",
> - .rst_mask = BIT(1),
> - .clk_mask = BIT(1),
> },
> [IMX8MQ_VPUBLK_PD_G2] = {
> .name = "vpublk-g2",
> .clk_names = (const char *[]){ "g2", },
> .num_clks = 1,
> .gpc_name = "g2",
> - .rst_mask = BIT(0),
> - .clk_mask = BIT(0),
> },
That was also our impression, but we could not get information about this HW.
One question here, how do we ensure that we don't reset twice on power on ?
Nicolas
> };
>
Download attachment "signature.asc" of type "application/pgp-signature" (229 bytes)
Powered by blists - more mailing lists