[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <176369391591.4121578.8100709414179507629.b4-ty@kernel.org>
Date: Fri, 21 Nov 2025 10:58:35 +0800
From: Chen-Yu Tsai <wens@...nel.org>
To: linux-riscv@...ts.infradead.org, devicetree@...r.kernel.org,
Sergey Matyukevich <geomatsi@...il.com>
Cc: linux-kernel@...r.kernel.org, linux-sunxi@...ts.linux.dev,
Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Chen-Yu Tsai <wens@...e.org>,
Jernej Skrabec <jernej.skrabec@...il.com>,
Samuel Holland <samuel@...lland.org>, Paul Walmsley <pjw@...nel.org>,
Palmer Dabbelt <palmer@...belt.com>, Charlie Jenkins <charlie@...osinc.com>
Subject: Re: [PATCH] riscv: dts: allwinner: d1: fix vlenb property
On Wed, 19 Nov 2025 23:35:06 +0300, Sergey Matyukevich wrote:
> According to [1], the C906 vector registers are 128 bits wide.
> The 'thead,vlenb' property specifies the vector register length
> in bytes, so its value must be set to 16.
>
> [1] https://dl.linux-sunxi.org/D1/Xuantie_C906_R1S0_User_Manual.pdf
>
>
> [...]
Applied to sunxi/fixes-for-6.18 in local tree, thanks!
[1/1] riscv: dts: allwinner: d1: fix vlenb property
commit: 57c5543b94d0c0280145a4a7445a2c1ae074879e
Best regards,
--
Chen-Yu Tsai <wens@...nel.org>
Powered by blists - more mailing lists