[<prev] [next>] [day] [month] [year] [list]
Message-ID: <20251121193524.1813200-1-geomatsi@gmail.com>
Date: Fri, 21 Nov 2025 22:35:10 +0300
From: Sergey Matyukevich <geomatsi@...il.com>
To: Jonathan Corbet <corbet@....net>,
Paul Walmsley <pjw@...nel.org>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>,
Alexandre Ghiti <alex@...ti.fr>
Cc: Charlie Jenkins <charlie@...osinc.com>,
Conor Dooley <conor.dooley@...rochip.com>,
Andrew Jones <ajones@...tanamicro.com>,
linux-riscv@...ts.infradead.org,
linux-doc@...r.kernel.org,
linux-kernel@...r.kernel.org,
Sergey Matyukevich <geomatsi@...il.com>
Subject: [PATCH] riscv: hwprobe: expose vector register length in bytes
The vector register length can be obtained from the read-only CSR vlenb.
However reading this CSR may be undesirable in some cases. XTheadVector
extension is one example: existing implementations may not provide this
register. On such platforms, vlenb is specified as device-tree property.
Reading vlenb also initializes the application’s vector context, even
though the application may decide not to use the vector extension based
on the reported length.
Meanwhile the kernel already determines vlenb at boot, either from the
CSR or from the device tree. So add RISCV_HWPROBE_KEY_VECTOR_REG_LENGTH
to expose the vector register length already known to the kernel.
Signed-off-by: Sergey Matyukevich <geomatsi@...il.com>
---
Documentation/arch/riscv/hwprobe.rst | 3 +++
arch/riscv/include/asm/hwprobe.h | 2 +-
arch/riscv/include/uapi/asm/hwprobe.h | 1 +
arch/riscv/kernel/sys_hwprobe.c | 6 ++++++
4 files changed, 11 insertions(+), 1 deletion(-)
diff --git a/Documentation/arch/riscv/hwprobe.rst b/Documentation/arch/riscv/hwprobe.rst
index 06c5280b728a..14437fe79276 100644
--- a/Documentation/arch/riscv/hwprobe.rst
+++ b/Documentation/arch/riscv/hwprobe.rst
@@ -379,3 +379,6 @@ The following keys are defined:
* :c:macro:`RISCV_HWPROBE_KEY_ZICBOP_BLOCK_SIZE`: An unsigned int which
represents the size of the Zicbop block in bytes.
+
+* :c:macro:`RISCV_HWPROBE_KEY_VECTOR_REG_LENGTH`: An unsigned int which
+ represents the vector registers length in bytes.
diff --git a/arch/riscv/include/asm/hwprobe.h b/arch/riscv/include/asm/hwprobe.h
index 8c572a464719..b10311c9a44c 100644
--- a/arch/riscv/include/asm/hwprobe.h
+++ b/arch/riscv/include/asm/hwprobe.h
@@ -8,7 +8,7 @@
#include <uapi/asm/hwprobe.h>
-#define RISCV_HWPROBE_MAX_KEY 15
+#define RISCV_HWPROBE_MAX_KEY 16
static inline bool riscv_hwprobe_key_is_valid(__s64 key)
{
diff --git a/arch/riscv/include/uapi/asm/hwprobe.h b/arch/riscv/include/uapi/asm/hwprobe.h
index 1edea2331b8b..bd6cd97c81f9 100644
--- a/arch/riscv/include/uapi/asm/hwprobe.h
+++ b/arch/riscv/include/uapi/asm/hwprobe.h
@@ -110,6 +110,7 @@ struct riscv_hwprobe {
#define RISCV_HWPROBE_KEY_VENDOR_EXT_SIFIVE_0 13
#define RISCV_HWPROBE_KEY_VENDOR_EXT_MIPS_0 14
#define RISCV_HWPROBE_KEY_ZICBOP_BLOCK_SIZE 15
+#define RISCV_HWPROBE_KEY_VECTOR_REG_LENGTH 16
/* Increase RISCV_HWPROBE_MAX_KEY when adding items. */
/* Flags */
diff --git a/arch/riscv/kernel/sys_hwprobe.c b/arch/riscv/kernel/sys_hwprobe.c
index 0f701ace3bb9..3007432fbdf1 100644
--- a/arch/riscv/kernel/sys_hwprobe.c
+++ b/arch/riscv/kernel/sys_hwprobe.c
@@ -328,6 +328,12 @@ static void hwprobe_one_pair(struct riscv_hwprobe *pair,
hwprobe_isa_vendor_ext_mips_0(pair, cpus);
break;
+ case RISCV_HWPROBE_KEY_VECTOR_REG_LENGTH:
+ pair->value = 0;
+ if (has_vector() || has_xtheadvector())
+ pair->value = riscv_v_vsize / 32;
+ break;
+
/*
* For forward compatibility, unknown keys don't fail the whole
* call, but get their element key set to -1 and value set to 0
--
2.51.2
Powered by blists - more mailing lists