[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <aSA94s_g0yVno3sS@vaman>
Date: Fri, 21 Nov 2025 15:54:34 +0530
From: Vinod Koul <vkoul@...nel.org>
To: Pritam Manohar Sutar <pritam.sutar@...sung.com>
Cc: kishon@...nel.org, robh@...nel.org, krzk+dt@...nel.org,
conor+dt@...nel.org, alim.akhtar@...sung.com,
andre.draszik@...aro.org, peter.griffin@...aro.org,
kauschluss@...root.org, johan@...nel.org,
ivo.ivanov.ivanov1@...il.com, m.szyprowski@...sung.com,
s.nawrocki@...sung.com, linux-phy@...ts.infradead.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-samsung-soc@...r.kernel.org, rosa.pila@...sung.com,
dev.tailor@...sung.com, faraz.ata@...sung.com,
muhammed.ali@...sung.com, selvarasu.g@...sung.com
Subject: Re: [PATCH v9 4/6] phy: exynos5-usbdrd: support HS combo phy for
ExynosAutov920
On 21-11-25, 13:36, Pritam Manohar Sutar wrote:
> Hi Vinod,
>
> > -----Original Message-----
> > From: Vinod Koul <vkoul@...nel.org>
> > Sent: 20 November 2025 10:07 PM
> > To: Pritam Manohar Sutar <pritam.sutar@...sung.com>
> > Cc: kishon@...nel.org; robh@...nel.org; krzk+dt@...nel.org;
> > conor+dt@...nel.org; alim.akhtar@...sung.com; andre.draszik@...aro.org;
> > peter.griffin@...aro.org; kauschluss@...root.org; johan@...nel.org;
> > ivo.ivanov.ivanov1@...il.com; m.szyprowski@...sung.com;
> > s.nawrocki@...sung.com; linux-phy@...ts.infradead.org;
> > devicetree@...r.kernel.org; linux-kernel@...r.kernel.org; linux-arm-
> > kernel@...ts.infradead.org; linux-samsung-soc@...r.kernel.org;
> > rosa.pila@...sung.com; dev.tailor@...sung.com;
> > faraz.ata@...sung.com; muhammed.ali@...sung.com;
> > selvarasu.g@...sung.com
> > Subject: Re: [PATCH v9 4/6] phy: exynos5-usbdrd: support HS combo phy for
> > ExynosAutov920
> >
> > On 10-10-25, 12:39, Pritam Manohar Sutar wrote:
> > > Support UTMI+ combo phy for this SoC which is somewhat simmilar to
> > ^^^^^^^^ typo
> >
> > > what the existing Exynos850 support does. The difference is that some
> > > register offsets and bit fields are defferent from Exynos850.
> > ^^^^^^^^ again
>
> Thank for the review and sorry for the typo and can you please
> confirm if updated commit message is fine, mentioned as below?
>
> "
> phy: exynos5-usbdrd: support HS combo phy for ExynosAutov920
>
> Support UTMI+ combo phy for this SoC, which is somewhat similar to
> what the existing Exynos850 supports. The difference is that some
> register offsets and bit fields are different from Exynos850.
>
> Add required change in phy driver to support combo HS phy for this SoC.
> "
better :-)
--
~Vinod
Powered by blists - more mailing lists