[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAMuHMdXSd1Bn0zU+nY8FW4XZQMeLyLQoNSdc6PdcFLq-7xVcqg@mail.gmail.com>
Date: Thu, 27 Nov 2025 16:31:31 +0100
From: Geert Uytterhoeven <geert@...ux-m68k.org>
To: Manivannan Sadhasivam <mani@...nel.org>
Cc: Claudiu <claudiu.beznea@...on.dev>, bhelgaas@...gle.com, lpieralisi@...nel.org,
kwilczynski@...nel.org, robh@...nel.org, krzk+dt@...nel.org,
conor+dt@...nel.org, geert+renesas@...der.be, magnus.damm@...il.com,
p.zabel@...gutronix.de, linux-pci@...r.kernel.org,
linux-renesas-soc@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
Claudiu Beznea <claudiu.beznea.uj@...renesas.com>,
Wolfram Sang <wsa+renesas@...g-engineering.com>
Subject: Re: [PATCH v8 5/6] arm64: dts: renesas: rzg3s-smarc: Enable PCIe
On Tue, 25 Nov 2025 at 06:55, Manivannan Sadhasivam <mani@...nel.org> wrote:
> On Wed, Nov 19, 2025 at 04:35:22PM +0200, Claudiu wrote:
> > From: Claudiu Beznea <claudiu.beznea.uj@...renesas.com>
> >
> > The RZ Smarc Carrier-II board has PCIe headers mounted on it. Enable PCIe
> > support.
> >
> > Tested-by: Wolfram Sang <wsa+renesas@...g-engineering.com>
> > Reviewed-by: Geert Uytterhoeven <geert+renesas@...der.be>
> > Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@...renesas.com>
>
> Acked-by: Manivannan Sadhasivam <mani@...nel.org>
Thx, will queue in renesas-devel for v6.20.
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@...ux-m68k.org
In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
-- Linus Torvalds
Powered by blists - more mailing lists