| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20251201124911.572395-4-cosmin-gabriel.tanislav.xa@renesas.com>
Date: Mon, 1 Dec 2025 14:49:08 +0200
From: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@...esas.com>
To: Vinod Koul <vkoul@...nel.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Geert Uytterhoeven <geert+renesas@...der.be>,
Magnus Damm <magnus.damm@...il.com>,
Cosmin Tanislav <cosmin-gabriel.tanislav.xa@...esas.com>,
Fabrizio Castro <fabrizio.castro.jz@...esas.com>,
Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>,
Johan Hovold <johan@...nel.org>,
Biju Das <biju.das.jz@...renesas.com>
Cc: dmaengine@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
linux-renesas-soc@...r.kernel.org
Subject: [PATCH v2 3/6] dt-bindings: dma: renesas,rz-dmac: document RZ/{T2H,N2H}
The Renesas RZ/T2H (R9A09G077) and RZ/N2H (R9A09G087) SoCs have three
DMAC instances. Compared to the previously supported RZ/V2H, these SoCs
are missing the error interrupt line and the reset lines, and they use
a different ICU IP.
Document them, and use RZ/T2H as a fallback for RZ/N2H as the DMACs are
entirely compatible.
Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@...esas.com>
---
V2:
* remove notes
.../bindings/dma/renesas,rz-dmac.yaml | 100 ++++++++++++++----
1 file changed, 82 insertions(+), 18 deletions(-)
diff --git a/Documentation/devicetree/bindings/dma/renesas,rz-dmac.yaml b/Documentation/devicetree/bindings/dma/renesas,rz-dmac.yaml
index f891cfcc48c7..f7bcdb4a29ca 100644
--- a/Documentation/devicetree/bindings/dma/renesas,rz-dmac.yaml
+++ b/Documentation/devicetree/bindings/dma/renesas,rz-dmac.yaml
@@ -28,6 +28,13 @@ properties:
- const: renesas,r9a09g057-dmac # RZ/V2H(P)
+ - const: renesas,r9a09g077-dmac # RZ/T2H
+
+ - items:
+ - enum:
+ - renesas,r9a09g087-dmac # RZ/N2H
+ - const: renesas,r9a09g077-dmac
+
reg:
items:
- description: Control and channel register block
@@ -35,27 +42,12 @@ properties:
minItems: 1
interrupts:
+ minItems: 16
maxItems: 17
interrupt-names:
- items:
- - const: error
- - const: ch0
- - const: ch1
- - const: ch2
- - const: ch3
- - const: ch4
- - const: ch5
- - const: ch6
- - const: ch7
- - const: ch8
- - const: ch9
- - const: ch10
- - const: ch11
- - const: ch12
- - const: ch13
- - const: ch14
- - const: ch15
+ minItems: 16
+ maxItems: 17
clocks:
items:
@@ -121,6 +113,35 @@ required:
allOf:
- $ref: dma-controller.yaml#
+ - if:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - renesas,rz-dmac
+ - renesas,r9a09g057-dmac
+ then:
+ properties:
+ interrupt-names:
+ items:
+ - const: error
+ - const: ch0
+ - const: ch1
+ - const: ch2
+ - const: ch3
+ - const: ch4
+ - const: ch5
+ - const: ch6
+ - const: ch7
+ - const: ch8
+ - const: ch9
+ - const: ch10
+ - const: ch11
+ - const: ch12
+ - const: ch13
+ - const: ch14
+ - const: ch15
+
- if:
properties:
compatible:
@@ -188,6 +209,49 @@ allOf:
- renesas,icu
- resets
+ - if:
+ properties:
+ compatible:
+ contains:
+ const: renesas,r9a09g077-dmac
+ then:
+ properties:
+ reg:
+ maxItems: 1
+ clocks:
+ maxItems: 1
+
+ clock-names: false
+ resets: false
+ reset-names: false
+
+ interrupts:
+ maxItems: 16
+
+ interrupt-names:
+ items:
+ - const: ch0
+ - const: ch1
+ - const: ch2
+ - const: ch3
+ - const: ch4
+ - const: ch5
+ - const: ch6
+ - const: ch7
+ - const: ch8
+ - const: ch9
+ - const: ch10
+ - const: ch11
+ - const: ch12
+ - const: ch13
+ - const: ch14
+ - const: ch15
+
+ required:
+ - clocks
+ - power-domains
+ - renesas,icu
+
additionalProperties: false
examples:
--
2.52.0
Powered by blists - more mailing lists